IMPLEMENTATION OF MATCH FILTERS AS IP CORE FOR SONAR APPLICATIONS

被引:0
|
作者
Karabalkan, Melike Atay [1 ]
Oner, Mehmet [1 ]
机构
[1] ODTU TEKNOKENT, Koc Bilgi & Savunma Teknol, Ankara, Turkey
关键词
FPGA; Match Filtering; Sonar; IP Core;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Matched Filtering is an important part of the radar and sonar systems. Implementation of match filtering in time or frequency domain can be more advantageous due to bandwidth constraints. Another important part in match filtering is unwanted sidelobes. These sidelobes can be detected as a main part of another signal and it can be misleading. In literature, lots of methods have been proposed to reduce sidelobes. Each method has advantages and disadvantages regarding resource usage and speed. In this work, match filtering is implemented in time and frequency domain and then sidelobe reduction techniques are examined. Due to the results the sidelobe reduction methods are added to the filter implementation. Then match filter is implemented as customizable and parametric soft IP core. This IP Core makes easy to implement the match filter in any configuration.
引用
收藏
页码:887 / 890
页数:4
相关论文
共 50 条
  • [1] Memristor FPGA IP Core Implementation for Analog and Digital Applications
    Tolba, Mohammed F.
    Fouda, Mohammed E.
    Hezayyin, Haneen G.
    Madian, Ahmed H.
    Radwan, Ahmed G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (08) : 1381 - 1385
  • [2] IMPLEMENTATION OF GAIN CONTROL AS IP CORE
    Karabalkan, Melike Atay
    Ermis, Ercan
    Oner, Mehmet
    2016 24TH SIGNAL PROCESSING AND COMMUNICATION APPLICATION CONFERENCE (SIU), 2016, : 321 - 324
  • [3] Design and implementation of JPEG encoder IP core
    Lian, C
    Chen, LG
    Chang, HC
    Chang, YC
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 29 - 30
  • [4] Low power CORDIC IP core implementation
    Zhang, Ruiqi
    Han, Jong Hun
    Erdogan, Ahmet T.
    Arslan, Tughrul
    2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13, 2006, : 3407 - 3410
  • [5] An Implementation Method of Ethernet MAC Controller IP Core
    Xiong, Kui
    Zhou, Zhimei
    Wang, Xiaoyong
    Zhou, Jie
    TWELFTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2021, 11719
  • [6] A parameterized genetic algorithm IP core design and implementation
    Deliparaschos, K. M.
    Doyamis, G. C.
    Tzafestas, S. G.
    ICINCO 2007: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL ICSO: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION, 2007, : 417 - 423
  • [7] Design and implementation of a parameterizable LDPC decoder IP core
    Murphy, G
    Popovici, EM
    Bresnan, R
    Marnane, WP
    Fitzpatrick, P
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 747 - 750
  • [8] FPGA-Based Implementation of Basic Image Processing Applications as Low-Cost IP Core
    Altuncu, Mehmet Ali
    Kosten, Mehmet Muzaffer
    Cavuslu, Mehmet Ali
    Sahin, Suhap
    2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
  • [9] Methodology for the Implementation of Kalman Filters on Real Applications
    David Nunez, Juan
    Ayde Vallejo, Monica
    Botero, Hector
    APPLIED COMPUTER SCIENCES IN ENGINEERING, WEA 2021, 2021, 1431 : 411 - 421
  • [10] A Tutorial on Bernoulli Filters: Theory, Implementation and Applications
    Ristic, Branko
    Ba-Tuong Vo
    Ba-Ngu Vo
    Farina, Alfonso
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (13) : 3406 - 3430