A Formal Approach to Accountability in Heterogeneous Systems-on-Chip

被引:0
|
作者
Kalayappan, Rajshekar [1 ]
Sarangi, Smruti R. [2 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Dharwad 580011, Karnataka, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Delhi 110016, India
关键词
Organizations; Computer bugs; Security; Hardware; Games; IP networks; System-on-chip; Systems-on-chip; accountability; in-field fault localization; integration; game-theory; auditing; SECURITY;
D O I
10.1109/TDSC.2020.2970417
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Systems-on-chip (SoCs) are increasingly being composed of designs provided by different organizations. When such an SoC miscomputes or performs below expectation in-field, it is unclear which of the on-chip components caused the failure. The customer would like to use SoCs that provide the property of accountability, wherein the failure-causing component, and consequently its designing organization, can be unambiguously detected. Since it is a matter of trust, the various parties involved desire formal guarantees regarding any accountability solution. The solution must find the guilty component(s) in the event of a chip failure. Additionally, the solution must not falsely implicate any component that functioned correctly. This article formally describes the property of accountability, a formal methodology of constructing an accountability solution, and a formal game-theory based methodology to reason about and prove the viability of a proposed solution. We explore the entire space of solutions, and characterize the attack surface and methods to provide accountability for each setting. We show non-intuitive results in this article where seemingly simple solutions actually provide very powerful theoretical guarantees in terms of accountability.
引用
收藏
页码:2926 / 2940
页数:15
相关论文
共 50 条
  • [31] System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip
    Pilato, Christian
    Mantovani, Paolo
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) : 435 - 448
  • [32] Building reliable systems-on-chip in nanoscale technologies [Der Entwurf zuverlässiger Systems-on-Chip in Nanotechnologie]
    Steininger A.
    Zimmermann H.
    Jantsch A.
    Hofbauer M.
    Schmid U.
    Schweiger K.
    Savulimedu Veeravalli V.
    e & i Elektrotechnik und Informationstechnik, 2015, 132 (6) : 301 - 306
  • [33] Programmable Systems-on-Chip for Information Processing
    Sklyarov, Valery
    Skliarova, Iouilia
    2014 IEEE 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2014, : 297 - 301
  • [34] A study on communication issues for systems-on-chip
    Zeferino, CA
    Kreutz, ME
    Carro, L
    Susin, AA
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 121 - 126
  • [35] Testing methodologies for embedded systems and systems-on-chip
    Yang, LT
    Muzio, J
    EMBEDDED SOFTWARE AND SYSTEMS, 2005, 3605 : 15 - 24
  • [36] Enabling the Design of Behavioral Systems-on-Chip
    Shetty, Santosh
    Schafer, Benjamin Carrion
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 331 - 336
  • [37] A test generation approach for systems-on-chip that use intellectual property cores
    Jiang, ZG
    Gupta, SK
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 278 - 281
  • [38] Heterogeneous and multi-level compression techniques for test volume reduction in systems-on-chip
    Lingappan, L
    Ravi, S
    Raghunathan, A
    Jha, NK
    Chakradhar, ST
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 65 - 70
  • [39] Module Relocation in Heterogeneous Reconfigurable Systems-on-Chip using the Xilinx Isolation Design Flow
    Gantel, L.
    Benkhelifa, M. E. A.
    Lemonnier, F.
    Verdier, F.
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [40] Silicon modeling of nanometer systems-on-chip
    Robertson, C
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 19 - 22