A Formal Approach to Accountability in Heterogeneous Systems-on-Chip

被引:0
|
作者
Kalayappan, Rajshekar [1 ]
Sarangi, Smruti R. [2 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Dharwad 580011, Karnataka, India
[2] Indian Inst Technol, Dept Comp Sci & Engn, Delhi 110016, India
关键词
Organizations; Computer bugs; Security; Hardware; Games; IP networks; System-on-chip; Systems-on-chip; accountability; in-field fault localization; integration; game-theory; auditing; SECURITY;
D O I
10.1109/TDSC.2020.2970417
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Systems-on-chip (SoCs) are increasingly being composed of designs provided by different organizations. When such an SoC miscomputes or performs below expectation in-field, it is unclear which of the on-chip components caused the failure. The customer would like to use SoCs that provide the property of accountability, wherein the failure-causing component, and consequently its designing organization, can be unambiguously detected. Since it is a matter of trust, the various parties involved desire formal guarantees regarding any accountability solution. The solution must find the guilty component(s) in the event of a chip failure. Additionally, the solution must not falsely implicate any component that functioned correctly. This article formally describes the property of accountability, a formal methodology of constructing an accountability solution, and a formal game-theory based methodology to reason about and prove the viability of a proposed solution. We explore the entire space of solutions, and characterize the attack surface and methods to provide accountability for each setting. We show non-intuitive results in this article where seemingly simple solutions actually provide very powerful theoretical guarantees in terms of accountability.
引用
收藏
页码:2926 / 2940
页数:15
相关论文
共 50 条
  • [21] SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip
    Clair, Judicael
    Eichler, Guy
    Carloni, Luca P.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (05)
  • [22] MTNet: Design of a wireless test framework for heterogeneous nanometer systems-on-chip
    Zhao, Dan
    Wang, Yi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1046 - 1057
  • [23] Microsensor integration into systems-on-chip
    Brand, Oliver
    PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1160 - 1176
  • [24] Systems-on-chip: what are the limits?
    Roza, E
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 2001, 13 (06): : 249 - 255
  • [25] Configurable Systems-on-Chip (CSoC)
    Becker, J
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 379 - 384
  • [26] New approach to design for reusability of arithmetic cores in systems-on-chip
    Margala, M
    Wang, HF
    INTEGRATION-THE VLSI JOURNAL, 2004, 38 (02) : 185 - 203
  • [27] Functional debugging of systems-on-chip
    Kirovski, D
    Potkonjak, M
    Guerra, LM
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 525 - 528
  • [28] Systems-on-Chip with Strong Ordering
    Puthoor, Sooraj
    Lipasti, Mikko H.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2021, 18 (01)
  • [29] The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip
    Concer, Nicola
    Bononi, Luciano
    Soulie, Michael
    Locatelli, Riccardo
    Carloni, Luca P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (06) : 869 - 882
  • [30] Building Complete Heterogeneous Systems-on-Chip in C: From Hardware Accelerators to CPUs
    Si, Qilin
    Shetty, Santosh
    Schaefer, Benjamin Carrion
    ELECTRONICS, 2021, 10 (14)