Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits

被引：29
|
作者：
Kim, Tae-Hyoung [1 ]
Persaud, Randy [1 ]
Kim, Chris H. [1 ]
机构：
[1] Univ Minnesota, Dept ECE, Minneapolis, MN 55455 USA
来源：
2007 Symposium on VLSI Circuits, Digest of Technical Papers | 2007年
关键词：
D O I：
10.1109/VLSIC.2007.4342682
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A fully-digital reliability monitor is presented for high resolution frequency degradation measurements of digital circuits. The proposed scheme measures the beat frequency of two ring oscillators, one which is stressed and the other which is unstressed, to achieve 50X higher delay sensing resolution compared to prior techniques. A reliability monitor test chip has been fabricated in a 1.2V, 130nm CMOS technology.
引用
收藏
页码：122 / 123
页数：2
相关论文
共 50 条
  • [1] Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits
    Kim, Tae-Hyoung
    Persaud, Randy
    Kim, Chris H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 874 - 880
  • [2] On-chip reliability monitors for measuring circuit degradation
    Keane, John
    Kim, Tae-hyoung
    Wang, Xiaofei
    Kim, Chris H.
    MICROELECTRONICS RELIABILITY, 2010, 50 (08) : 1039 - 1053
  • [3] An On-chip Dynamic Supply Current Monitor for Testing of Digital Circuits
    Gyepes, Gabor
    Arbet, Daniel
    Brenkus, Juraj
    Stopjakova, Viera
    Mihalov, Jozef
    2013 23RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2013, : 156 - 161
  • [4] All-Digital PLL Frequency and Phase Noise Degradation Measurements Using Simple On-Chip Monitoring Circuits
    Park, Gyusung
    Kim, Minsu
    Kim, Chris H.
    Kim, Bongjin
    Reddy, Vijay
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [5] An on-chip monitor for hot carrier induced degradation
    Li, Xiao-Ming
    Zhuang, Yi-Qi
    Zhao, Jun-Hui
    Wang, Li
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1002 - 1005
  • [6] An On-Chip Digital Environment Monitor for Field Test
    Kajihara, Seiji
    Miyake, Yousuke
    Sato, Yasuo
    Miura, Yukiya
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 254 - 257
  • [7] On-Chip Power Noise Measurements of High-Frequency CMOS Digital Circuits
    Matsuno, Tetsuro
    Nagata, Makoto
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 198 - 201
  • [8] An On-Chip NBTI Monitor for Estimating Analog Circuit Degradation
    Askari, Syed
    Nourani, Mehrdad
    Rawat, Mini
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 68 - 73
  • [9] Design and analysis of on-chip tapered transformers for silicon radio-frequency integrated circuits
    Cho, Ming-Hsiang
    Chen, Kun-Ming
    Huang, Guo-Wei
    Chiu, Chia-Sung
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (2166-2170):
  • [10] Design and analysis of on-chip tapered transformers for silicon radio-frequency integrated circuits
    Cho, MH
    Chen, KM
    Huang, GW
    Chiu, CS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2166 - 2170
12345