Non-scan design for testability for synchronous sequential circuits based on conflict analysis

被引:17
|
作者
Xiang, D [1 ]
Xu, Y [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
D O I
10.1109/TEST.2000.894245
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A non-scan design for testability method is presented for synchronous sequential circuits. A testability measure called conflict based on conflict analysis in the process of synchronous sequential circuit test generation is introduced. Reconvergent fanouts with nonuniform inversion parity is still one of the main causes of redundancy and backtracking in the process of sequential circuit test generation. A new concept called sepuential depth for testability is introduced to calculate the conflict-analysis-based testability measure. Potential conflicts between fault effect activation and fault effect propagation are also checked because they are closely related. The testability measure implies the number of potential conflicts to occur or the number of clock cycles required to detect a fault. The non-scan design for testability method based on the conflict measure can reduce many potential backtracks, make many hard-to-detect faults easy-to-detect and many redundant faults testable, therefore, can enhance fault coverage of the circuit greatly. it is believed that non-scan design for testability using the conflict measure can improve the actual testability of a circuit. Extensive experimental results are presented to demonstrate the effectiveness of the method.
引用
收藏
页码:520 / 529
页数:10
相关论文
共 50 条
  • [41] Non-scan design for testable data paths using thru operation
    Takabatake, K
    Masuzawa, T
    Inoue, M
    Fujiwara, H
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 313 - 318
  • [42] A SoC test strategy based on a non-scan DFT method
    Date, H
    Hosokawa, T
    Muraoka, M
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 305 - 310
  • [43] TESTABILITY-BASED PARTIAL SCAN ANALYSIS
    PARIKH, PS
    ABRAMOVICI, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 61 - 70
  • [44] LFSR Based Secured Scan design Testability Techniques
    Shiny, M., I
    Devi, Nirmala M.
    7TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING & COMMUNICATIONS (ICACC-2017), 2017, 115 : 174 - 181
  • [45] ANALYSIS OF SYNCHRONOUS GENERATOR SEQUENTIAL SHORT CIRCUITS
    SRIHARAN, S
    DEOLIVEIRA, SEM
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1977, 124 (06): : 549 - 553
  • [46] Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
    Katoh, Kentaroh
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (03): : 433 - 442
  • [47] A partial scan design approach based on register-transfer level testability analysis
    Motohara, A
    Takeoka, S
    Ohta, M
    Muraoka, M
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (10): : 1436 - 1442
  • [48] Incremental Testability Analysis for Partial Scan Selection and Design Transformations
    Tianruo Yang
    Zebo Peng
    Journal of Electronic Testing, 1999, 14 : 103 - 113
  • [49] Partial scan design approach based on register-transfer level testability analysis
    Matsushita Electric Industrial Co, Ltd, Moriguchi-shi, Japan
    IEICE Trans Inf Syst, 10 (1436-1442):
  • [50] Incremental testability analysis for partial scan selection and design transformations
    Yang, TR
    Peng, Z
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 103 - 113