Non-scan design for testability for synchronous sequential circuits based on conflict analysis

被引:17
|
作者
Xiang, D [1 ]
Xu, Y [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
D O I
10.1109/TEST.2000.894245
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A non-scan design for testability method is presented for synchronous sequential circuits. A testability measure called conflict based on conflict analysis in the process of synchronous sequential circuit test generation is introduced. Reconvergent fanouts with nonuniform inversion parity is still one of the main causes of redundancy and backtracking in the process of sequential circuit test generation. A new concept called sepuential depth for testability is introduced to calculate the conflict-analysis-based testability measure. Potential conflicts between fault effect activation and fault effect propagation are also checked because they are closely related. The testability measure implies the number of potential conflicts to occur or the number of clock cycles required to detect a fault. The non-scan design for testability method based on the conflict measure can reduce many potential backtracks, make many hard-to-detect faults easy-to-detect and many redundant faults testable, therefore, can enhance fault coverage of the circuit greatly. it is believed that non-scan design for testability using the conflict measure can improve the actual testability of a circuit. Extensive experimental results are presented to demonstrate the effectiveness of the method.
引用
收藏
页码:520 / 529
页数:10
相关论文
共 50 条
  • [31] A Non-scan DFT Method at RTL Based on Fixed-control Testability to Achieve 100% Fault Efficiency
    Satoshi OhtakeShintaro NagaiHiroki WadaHideo Fujiwara Graduate School of Information Science
    湖南大学学报(自然科学版), 2000, (S2) : 61 - 77
  • [32] A Non-scan DFT Method at RTL Based on Fixed-control Testability to Achieve 100% Fault Efficiency
    Satoshi OhtakeShintaro NagaiHiroki WadaHideo Fujiwara Graduate School of Information Science Nara Institute of Science and Technology Takayama Ikoma Nara Japan
    湖南大学学报(自然科学版), 2000, (自然科学版) : 61 - 77
  • [33] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [34] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [35] DESIGN FOR TESTABILITY USING INCOMPLETE SCAN PATH AND TESTABILITY ANALYSIS
    TRISCHLER, E
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1984, 13 (02): : 56 - 61
  • [36] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [37] DESIGN OF DIAGNOSTIC TESTS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
    TYURIN, AV
    AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1132 - 1140
  • [38] Design-for-Test Methodology for Non-Scan At-Speed Testing
    Banga, Mainak
    Rahagude, Nikhil
    Hsiao, Michael S.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 191 - 196
  • [39] On the (non-)resetability of synchronous sequential circuits
    Keim, M
    Becker, B
    Stenner, B
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 240 - 245
  • [40] Non-scan design for testable data paths using thru operation
    Takabatake, Katsuyuki
    Inoue, Michiko
    Masuzawa, Toshimitsu
    Fujiwara, Hideo
    Systems and Computers in Japan, 1997, 28 (10) : 60 - 68