Non-scan design for testability for synchronous sequential circuits based on conflict analysis

被引:17
|
作者
Xiang, D [1 ]
Xu, Y [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
D O I
10.1109/TEST.2000.894245
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A non-scan design for testability method is presented for synchronous sequential circuits. A testability measure called conflict based on conflict analysis in the process of synchronous sequential circuit test generation is introduced. Reconvergent fanouts with nonuniform inversion parity is still one of the main causes of redundancy and backtracking in the process of sequential circuit test generation. A new concept called sepuential depth for testability is introduced to calculate the conflict-analysis-based testability measure. Potential conflicts between fault effect activation and fault effect propagation are also checked because they are closely related. The testability measure implies the number of potential conflicts to occur or the number of clock cycles required to detect a fault. The non-scan design for testability method based on the conflict measure can reduce many potential backtracks, make many hard-to-detect faults easy-to-detect and many redundant faults testable, therefore, can enhance fault coverage of the circuit greatly. it is believed that non-scan design for testability using the conflict measure can improve the actual testability of a circuit. Extensive experimental results are presented to demonstrate the effectiveness of the method.
引用
收藏
页码:520 / 529
页数:10
相关论文
共 50 条
  • [1] Non-scan design for testability for synchronous sequential circuits based on fault-oriented conflict analysis
    Xiang, D
    Gu, S
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (11): : 2407 - 2417
  • [2] Non-scan design for testability based on fault oriented conflict analysis
    Xiang, D
    Gu, S
    Fujiwara, H
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 86 - 91
  • [3] Non-scan testability based on fault-oriented conflict analysis
    Xiang, Dong
    Gu, Shan
    Xu, Yi
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2003, 43 (07): : 1001 - 1004
  • [4] Nonscan design for testability for synchronous sequential circuits based on conflict resolution
    Xiang, D
    Xu, Y
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (08) : 1063 - 1075
  • [5] Non-scan design for testability for mixed RTL circuits with both data paths and controller via conflict analysis
    Xiang, D
    Gu, S
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 300 - 303
  • [7] A Non-Scan Testable Design of Sequential Circuits by Improving Controllability
    Hideo Tamamoto
    Hiroshi Yokoyama
    Koji Seki and Naoko Obara Department of Information Engineering
    Akita University
    Akita
    Japan
    湖南大学学报(自然科学版), 2000, (自然科学版) : 46 - 51
  • [8] Cost-effective non-scan design for testability for actual testability improvement
    Xiang, D
    Xu, Y
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 154 - 159
  • [9] Functional fault models for non-scan sequential circuits
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2402 - 2411
  • [10] On primitive fault test generation in non-scan sequential circuits
    Tekumalla, RC
    Menon, PR
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 275 - 282