A 5-GHz direct-conversion receiver with I/Q phase and gain error calibration

被引:0
|
作者
Chen, WZ [1 ]
Lee, TL [1 ]
Lu, TY [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Innovat Package Res Ctr, Integrated Circuits & Syst Lab, Hsinchu 300, Taiwan
来源
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the design of a 5GHz direct conversion receiver with phase and gain errors calibration for WLAN application. Integrated both LNA and mixer in a single chip, the conversion gain of the RF receiver is switch-able to compromise between linearity and noise performance. In addition, calibration schemes are proposed to compensate gain and phase errors in the I/Q signal paths. By means of this technique, the measured phase error is reduced to be less than 0.6 degrees and gain error less than 0.2 dB. The receiver provides a conversion gain of 28.2 dB in the high gain mode and 11.6 dB in the low gain mode within the signal bandwidth. The overall noise figure is 6.4dB in the high gain mode, and the third-order input intercept point (IIP3) is about -6.8dBm in the low gain mode. Implemented in a 0.18-mu m CMOS technology, it consumes 37.4 mW from a 1.8 V supply. Chip area is 1.64 mm(2).
引用
收藏
页码:201 / 204
页数:4
相关论文
共 50 条
  • [41] Direct-Conversion Receiver Front-End for 180 GHz with 80 GHz Bandwidth in 130 nm SiGe
    Staerke, Paul
    Seidel, Andres
    Carta, Corrado
    Ellinger, Frank
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 161 - 164
  • [42] A Novel Adaptive Calibration Scheme for Frequency-Selective I/Q Imbalance in Broadband Direct-Conversion Transmitters
    Luo, Jian
    Kortke, Andreas
    Keusgen, Wilhelm
    Valkama, Mikko
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (02) : 61 - 65
  • [43] A CMOS Frequency Synthesizer for 5∼6 GHz UNII-Band Sub-Harmonic Direct-Conversion Receiver
    Jeong, Chan-Young
    Yoo, Changsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (03) : 153 - 159
  • [44] Frequency offset and I/Q imbalance compensation for direct-conversion receivers
    Xing, GB
    Shen, MY
    Liu, H
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2005, 4 (02) : 673 - 680
  • [45] Joint Calibration of Frequency Selective Time Variant I/Q-Imbalance and Modulator DC-Offset Error in Broadband Direct-Conversion Transmitters
    Luo, Jian
    Kortke, Andreas
    Keusgen, Wilhelm
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 255 - 259
  • [46] A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver
    Rofougaran, A
    Chang, JYC
    Rofougaran, M
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 880 - 889
  • [47] On the connection of I/Q imbalance and channel equalization in direct-conversion transceivers
    Rykaczewski, Piotr
    Valkama, Mikko
    Renfors, Markku
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2008, 57 (03) : 1630 - 1636
  • [48] A programmable gain amplifier with a DC offset calibration loop for a direct-conversion WLAN transceiver
    Lei Qianqian
    Lin Min
    Chen Zhiming
    Shi Yin
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (04)
  • [49] Direct-Conversion I-Q Transmitter Front-End for 180 GHz with 80 GHz Bandwidth in 130 nm SiGe
    Staerke, Paul
    Xu, Xin
    Carta, Corrado
    Ellinger, Frank
    IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 373 - 376
  • [50] Estimation and Compensation of I/Q Imbalance in OFDM Direct-Conversion Receivers
    Sung, Kuang-Yu
    Chao, Chi-chao
    IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING, 2009, 3 (03) : 438 - 453