Failure analysis of full delamination on the stacked die leaded packages

被引:5
|
作者
Lin, TY [1 ]
Xiong, ZP [1 ]
Yao, YF [1 ]
Tok, L [1 ]
Yue, ZY [1 ]
Njoman, B [1 ]
Chua, KH [1 ]
机构
[1] Agere Syst Singapore Pte Ltd, Singapore 349278, Singapore
关键词
D O I
10.1109/ECTC.2003.1216440
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
There has been significant demand for stacked die technology during the paste few years. The stacked die devices are mainly used in portable consumer products. This kind of silicon integration technology provides flexibility in space reduction, weight savings and excellent electrical functionality. In this article, the samples with stacked die construction were built into the leaded package. It was found that one of the test vehicles had full delamination at the leadframe paddle/mold compound interface after 100 temperature cycles (-55C to 150C) with moisture preconditioning at level 3 (60C/60%RH for 40 hours) although the electrical test passed 1000 temperature cycles. The fish bone diagram was used to identify the possible failure root causes. The material, process and design factors were extensively evaluated by the experiments and finite element analysis. The ealuation results showed that die attach paste voids were major factors affecting the package integrity, and could produce the delamination initiation at the edge of the die attach paste and propagate down to the leadframe paddle/mold compound interface due to high stress concentration and weak adhesion strength. The finite. element analyses were implemented to address the stress distribution in the stacked die package and verified by the actual C-SAM results. It demonstrated that the excellent package integrity could be achievable by applying the void-free die attach paste and improving the adhesion strength at the leadframe paddle level.
引用
收藏
页码:1170 / 1175
页数:6
相关论文
共 50 条
  • [1] Failure analysis of full delamination on the stacked die leaded packages
    Lin, TY
    Xiong, ZP
    Yao, YF
    Tok, L
    Yu, ZY
    Njoman, B
    Chua, KH
    Ma, YY
    JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (03) : 392 - 399
  • [2] Root cause mechanism for delamination/cracking in stacked die chip scale packages
    Prack, Edward R.
    Fan, Xuejun
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 219 - 222
  • [3] Mold delamination and die fracture analysis of mechatronic packages
    Mercado, LL
    Wieser, H
    Hauck, T
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 903 - 910
  • [4] Die stress analysis in stacked die chip scale packages (SCSP).
    Chaparala, Satish C.
    Andros, Frank E.
    Infantolino, Bill
    Sammakia, Bahgat G.
    Guttikonda, Satish C.
    Zhao, Julia
    Sengupta, Dipak
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1397 - 1404
  • [5] Zero Die Delamination on Die Overhang & Upset Packages
    Lee, Y. S.
    Tan, C. E.
    Hamid, Azhar Abdul
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 168 - 172
  • [6] Thermal issues in stacked die packages
    Rencz, M
    Twenty-First Annual IEEE Semiconductor Thermal Measurement and Management Symposium, Proceedings 2005, 2005, : 307 - 312
  • [7] Effect of die attach configuration in stacked die packages
    Zhang, J
    Todd, M
    Huneke, J
    PROCEEDINGS OF THE SIXTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP'04), 2004, : 231 - 235
  • [8] The study of silicon die stress in stacked die packages
    Yamada, Eiichi
    Abe, Kenji
    Suzuki, Yutaka
    Amagai, Masazumi
    EMAP 2005: International Symposium on Electronics Materials and Packaging, 2005, : 74 - 77
  • [9] Thermal characterization and modeling of stacked die packages
    Szabo, P.
    Rencz, M.
    Szekely, V.
    Poppe, A.
    Farkas, G.
    Courtois, B.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1575 - 1581
  • [10] Thermal characterization of stacked-die packages
    Zhang, L
    Howard, N
    Gumaste, V
    Poddar, A
    Nguyen, L
    TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 55 - 63