Dynamic Parallel Computing Architecture for Video Processing

被引：0
|
作者：
Bharanitharan, K. [1 ]
Paul, Anand [2 ]
Jiang, Yung-Chuan [3 ]
Wang, Jhing-Fa [3 ]
机构：
[1] Korea Univ, Dept Elect Engn, Seoul, South Korea
[2] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
[3] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
来源：
JOURNAL OF INTERNET TECHNOLOGY | 2010年 / 11卷 / 06期
关键词：
Motion estimation; Video coding; Parallel processing; Parallel architecture; FPGA; SPACE EXPLORATION;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, motion estimation preprocessing algorithm is mapped onto a new dynamically parallel computing architecture, namely, the parallel computing architecture, which consists of multiple parallel units It eventually reduces the computation required for motion estimation in advance video coding A directed acyclic graph is constructed to represent the video coding algorithms comprising motion estimation This speeds up the video processing with minimum sacrifice
引用
收藏
页码：867 / 873
页数：7
相关论文
共 50 条
  • [31] Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding
    Chi-Chou Kao
    Multimedia Tools and Applications, 2020, 79 : 30583 - 30599
  • [32] Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding
    Kao, Chi-Chou
    MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (41-42) : 30583 - 30599
  • [33] DYNAMIC BROADCASTING IN PARALLEL COMPUTING
    VARVARIGOS, EA
    BERTSEKAS, DP
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (02) : 120 - 131
  • [34] Dynamic broadcasting in parallel computing
    Univ of California, Santa Barbara, United States
    IEEE Trans Parallel Distrib Syst, 2 (120-131):
  • [35] A parallel memory architecture for video coding
    Jian-ying Peng
    Xiao-lang Yan
    De-xian Li
    Li-zhong Chen
    Journal of Zhejiang University-SCIENCE A, 2008, 9 : 1644 - 1655
  • [36] A parallel memory architecture for video coding
    Peng, Jian-ying
    Yan, Xiao-lang
    Li, De-xian
    Chen, Li-zhong
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2008, 9 (12): : 1644 - 1655
  • [37] Dynamic adaptive parallel architecture integrates advanced technologies for Petaflops-scale computing
    Sterling, T
    CRITICAL TECHNOLOGIES FOR THE FUTURE OF COMPUTING, 2000, 4109 : 19 - 28
  • [38] Dynamic Analysis of Photovoltaic to Virtual Bus Parallel Differential Power Processing Architecture
    Nazer, Afshin
    Isabella, Olindo
    Manganiello, Patrizio
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2025,
  • [39] Dynamic Range Input FFT Algorithm for Signal Processing in Parallel Processor Architecture
    Rahman, Md Mashiur
    Pyaram, Yadagiri
    Reza, S. M. Mohsin
    Reza, S. M. Khaled
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL I, 2011, : 530 - 535
  • [40] COMPUTING SPEEDS SOAR WITH PARALLEL PROCESSING
    FALK, H
    COMPUTER DESIGN, 1988, 27 (12): : 49 - &
12345