Dynamic Parallel Computing Architecture for Video Processing

被引：0
|
作者：
Bharanitharan, K. [1 ]
Paul, Anand [2 ]
Jiang, Yung-Chuan [3 ]
Wang, Jhing-Fa [3 ]
机构：
[1] Korea Univ, Dept Elect Engn, Seoul, South Korea
[2] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
[3] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
来源：
JOURNAL OF INTERNET TECHNOLOGY | 2010年 / 11卷 / 06期
关键词：
Motion estimation; Video coding; Parallel processing; Parallel architecture; FPGA; SPACE EXPLORATION;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, motion estimation preprocessing algorithm is mapped onto a new dynamically parallel computing architecture, namely, the parallel computing architecture, which consists of multiple parallel units It eventually reduces the computation required for motion estimation in advance video coding A directed acyclic graph is constructed to represent the video coding algorithms comprising motion estimation This speeds up the video processing with minimum sacrifice
引用
收藏
页码：867 / 873
页数：7
相关论文
共 50 条
  • [1] A parallel architecture for video processing
    Altilar, DT
    Paker, Y
    Sahiner, AV
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 929 - 939
  • [2] Guest editorial - Parallel computing in image and video processing
    Uhl, A
    Zinterhof, P
    PARALLEL COMPUTING, 2002, 28 (7-8) : 941 - 943
  • [3] A Generic Pixel Distribution Architecture for Parallel Video Processing
    Ali, Karim M. A.
    Ben Atitallah, Rabie
    Hanafi, Said
    Dekeyser, Jean-Luc
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [4] ARCHITECTURE OF A VIDEO ANALYTICS SYSTEM USING PARALLEL PROCESSING
    Gorshkov, A. V.
    Kravets, O. Ja.
    Aksenov, I. A.
    Redkin, Yu. V.
    Atlasov, I. V.
    INTERNATIONAL JOURNAL ON INFORMATION TECHNOLOGIES AND SECURITY, 2022, 14 (04): : 3 - 12
  • [5] Parallel architecture for video processing in a smart camera system
    Lv, T
    Ozer, B
    Wolf, W
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 9 - 14
  • [6] A VIRTUAL BUS ARCHITECTURE FOR DYNAMIC PARALLEL PROCESSING
    LEE, KC
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) : 121 - 130
  • [7] A Framework of Multi-characteristics Fuzzy Dynamic Scheduling for Parallel Video Processing on MPSoC Architecture
    Li, Da
    Hou, Yibin
    Huang, Zhangqin
    Xiao, Chunhua
    IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS (FUZZ 2011), 2011, : 627 - 634
  • [8] Reconfigurable parallel computing architecture for on-board data processing
    Syed, Mohsin A.
    Schueler, Eberhard
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 229 - +
  • [9] A learnable parallel processing architecture towards unity of memory and computing
    Li, H.
    Gao, B.
    Chen, Z.
    Zhao, Y.
    Huang, P.
    Ye, H.
    Liu, L.
    Liu, X.
    Kang, J.
    SCIENTIFIC REPORTS, 2015, 5
  • [10] A learnable parallel processing architecture towards unity of memory and computing
    H. Li
    B. Gao
    Z. Chen
    Y. Zhao
    P. Huang
    H. Ye
    L. Liu
    X. Liu
    J. Kang
    Scientific Reports, 5
12345