Broadband On-Chip Transmission Line Characterization Used in High-Speed and High-Frequency Communications

被引：0
|
作者：
Huang, Chien-Chang [1 ]
Fu, Wen-Tsao [1 ]
Cheng, Kuan-Chien [1 ]
机构：
[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan, Taiwan
来源：
2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT) | 2021年
关键词：
CMOS; GaAs; GIPD; on-wafer calibration; reference impedance; transmission line; CHARACTERISTIC-IMPEDANCE; SERIES-RESISTOR;
D O I：
10.1109/RFIT52905.2021.9565308
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents the broadband characterization of on-chip transmission lines (TLs) in coplanar waveguide (CPW) for various semiconductor technologies, based on the calibration comparison technique. The commercial impedance standard substrate (ISS) is used as the first-tier calibration to the probe tips by using line-reflect-reflect-match (LRRM), then the second-tier multiline thru-reflect-line (TRL) calibration is performed to extract the TL propagation constant and characteristic impedance, provided the probe pad satisfies the shunt/series circuit model. The GaAs, glass integrated passive device (GIPD) and CMOS technologies in CPW are demonstrated for TL characterization from 2 GHz to 110 GHz, with verifications of another measurement method using a series resistor.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] High-frequency characterization of on-chip digital interconnects
    Kleveland, B
    Qi, XN
    Madden, L
    Furusawa, T
    Dutton, RW
    Horowitz, MA
    Wong, SS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (06) : 716 - 725
  • [2] On-chip tap-delay measurements for a digital delay-line used in high-speed inter-chip data communications
    Petre, O
    Kerkhoff, HG
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 122 - 127
  • [3] A simple methodology for on-chip transmission line modeling and optimization for high-speed clock distribution
    Ichihashi, Masahiro
    Kanaya, Haruichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (SB)
  • [4] EXOTIC MATERIALS AND CONNECTORS USED IN HIGH-SPEED AND HIGH-FREQUENCY CIRCUITS
    UCHYTIL, G
    PROCEEDINGS OF THE TECHNICAL CONFERENCE : EIGHTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, 1988, : 737 - 744
  • [5] HIGH-FREQUENCY AND HIGH-SPEED DEVICES
    ABE, H
    NOZAKI, T
    NEC RESEARCH & DEVELOPMENT, 1992, 33 (03): : 263 - 267
  • [6] High-frequency on-chip inductance model
    Sim, SP
    Lee, K
    Yang, CY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) : 740 - 742
  • [7] Digitally tuneable on-chip resistor in CMOS for high-speed data transmission
    Koo, KH
    Seo, JH
    Ko, ML
    Kim, JW
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 185 - 188
  • [8] Optimal termination of on-chip transmission-lines for high-speed signaling
    Tsuchiya, Akira
    Hashimoto, Masanori
    Onodera, Hidetoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06): : 1267 - 1273
  • [9] High-speed supercomputer communications in broadband networks
    Niederberger, R
    Grund, H
    Pless, E
    Hommes, F
    COMPUTER NETWORKS-THE INTERNATIONAL JOURNAL OF COMPUTER AND TELECOMMUNICATIONS NETWORKING, 1999, 31 (21): : 2309 - 2318
  • [10] High-speed on-chip and chip-to-chip optical interconnection
    Tsuda, H
    Nakahara, T
    FUNDAMENTAL PROBLEMS OF OPTOELECTRONICS AND MICROELECTRONICS, 2003, 5129 : 18 - 23
12345