Hierarchical hard IP reuse in SOC

被引：0

作者：

Yun, C ^{[1
]}

Wei, X ^{[1
]}

Ping, L ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, Inst Microelect, Chengdu 610054, Peoples R China

来源：

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年

关键词：

SOC; hard IP; reuse; design flow;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A SOC design process with associated hierarchical hard IP reuse is proposed, in which hierarchical module partitioning can cope with the large scale of SOC. This methodology significantly reduces the time-to-market, complexity and potential for errors associated with SOC integration.

引用

页码：1449 / 1453

页数：5

共 50 条

[1] SoC: A Real Platformfor IP Reuse, IP Infringement, and IP Protection
Saha, Debasri
Sur-Kolay, Susmita
VLSI DESIGN, 2011,
[2] Effective IP reuse for high quality SOC design
Sarkar, S
Chandar, GS
Shinde, S
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 217 - 224
[3] A Hierarchical IP Protection Approach for Hard IP Cores
Liu, Qiang
Li, Haie
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1566 - 1569
[4] A methodology to reuse random IP stimuli in an SoC functional verification environment
Rashmi, V. S.
Somayaji, Giridhar
Bhamidipathi, Sirisha
2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
[5] A hierarchical interface design methodology and models for SoC IP integration
Jou, JM
Kuang, SR
Wu, KM
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 360 - 363
[6] Automatic protocol translation and template based interface synthesis for IP reuse in SoC
Hwang, YT
Lin, SC
PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 565 - 568
[7] SoC designers can learn IP reuse from PC-board design
Schirrmeister, F
ELECTRONIC DESIGN, 2001, 49 (10) : 44 - 44
[8] Creation and verification of phase compliant SoC hard IP for the fabless COT designers
Malhotra, VK
King, N
Leung, R
Zia, Z
Jeawoody, S
DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 278 - 285
[9] SIMPPL: an adaptable SoC framework using a programmable controller IP interface to facilitate design reuse
Shannon, Lesley
Chow, Paul
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 377 - 390
[10] SoC to protect IP
Anon
Electronic Product Design, 2002, 23 (03):

← 1 2 3 4 5 →