High Frame Rate VGA CMOS Image Sensor using Two Step Single Slope ADCs

被引：0

作者：

Park, Himchan ^{[1
]}

Lee, Junan ^{[1
]}

Kim, Jinwoo ^{[1
]}

Shin, Yongsik ^{[1
]}

Burm, Jinwook ^{[1
]}

机构：

[1] Sogang Univ, Dept Elect Engn, Seoul, South Korea

来源：

2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2016年

基金：

新加坡国家研究基金会;

关键词：

CnIumn-parallel ADC; single-slope(SS) ADC; Two-step ADC; Non memory capacitor;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A column-parallel two step Single Slope Analog-to-Digital Converter (SS ADC) for high frame rate VGA CMOS Image Sensor. The proposed circuit improves the sampling rate while maintaining the architecture of the conventional SS ADC for high frame rate CIS. The proposed structure does not have analog memory capacitor for storing the value of the first ramp step. The proposed two-step SS ADC has a 12 hit resolution and conversion time of 6.3 mu s at 62.5MHz clock frequency. The VGA CIS using two step SS ADC has the maximum frame rate of upto 320 frames/s.

引用

页码：571 / 572

页数：2

共 50 条

[41] High-Speed Fully Differential Two-Step ADC Design Method for CMOS Image Sensor
Guo, Zhongjie
Wang, Yangle
Xu, Ruiming
Yu, Ningmei
SENSORS, 2023, 23 (02)
[42] High-speed Fully Differential Two-step ADC Design Method for CMOS Image Sensor
Guo Z.
Wang Y.
Xu R.
Liu S.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (09): : 3410 - 3419
[43] A CMOS image sensor with a 10 MHz column readout speed using digitally calibrated pipelined ADCs
Xie, Shuang
Theuwissen, Albert
MICROELECTRONICS JOURNAL, 2020, 99
[44] High-frame frequency imaging system of large area CMOS image sensor
Ning Y.-H.
Liu H.
Zhao Q.-L.
Guo H.-Z.
Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2019, 27 (05): : 1167 - 1177
[45] Noise Analysis and Simulation Method for a Single-Slope ADC With CDS in a CMOS Image Sensor
Cheon, Jimin
Han, Gunhee
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) : 2980 - 2987
[46] A Single Slope ADC With Row-Wise Noise Reduction Technique for CMOS Image Sensor
Nie, Kaiming
Zha, Wanbin
Shi, Xiaolin
Li, Jiawen
Xu, Jiangtao
Ma, Jianguo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (09) : 2873 - 2882
[47] A low-power two-step gray-code counter for single-slope ADC in CMOS image sensors
Gu, Xiaofeng
Zhong, Sikai
Zhong, Xiaoyu
Zhou, Taotao
Li, Wenzhuo
Yu, Zhiguo
INTEGRATION-THE VLSI JOURNAL, 2025, 101
[48] Two-Step Reset to Reduce the SNR Drop in the LOFIC CMOS Image Sensor
Tatsuta K.
Otani A.
Miyauchi K.
Han S.-M.
Owada H.
Takayanagi I.
Okura S.
IEEJ Transactions on Electronics, Information and Systems, 2024, 144 (04) : 337 - 343
[49] Single-event effects calibration using two-photon absorption and a CMOS image sensor
Blommaert, D.
Leroux, P.
Caestecker, A.
Meynants, G.
JOURNAL OF INSTRUMENTATION, 2023, 18 (02):
[50] High speed camera system using a CMOS image sensor
Hillebrand, M
Stevanovic, N
Hosticka, BJ
Conde, JES
Teuner, A
Schwarz, M
PROCEEDINGS OF THE IEEE INTELLIGENT VEHICLES SYMPOSIUM 2000, 2000, : 656 - 661

← 1 2 3 4 5 →