High Frame Rate VGA CMOS Image Sensor using Two Step Single Slope ADCs

被引：0

作者：

Park, Himchan ^{[1
]}

Lee, Junan ^{[1
]}

Kim, Jinwoo ^{[1
]}

Shin, Yongsik ^{[1
]}

Burm, Jinwook ^{[1
]}

机构：

[1] Sogang Univ, Dept Elect Engn, Seoul, South Korea

来源：

2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2016年

基金：

新加坡国家研究基金会;

关键词：

CnIumn-parallel ADC; single-slope(SS) ADC; Two-step ADC; Non memory capacitor;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A column-parallel two step Single Slope Analog-to-Digital Converter (SS ADC) for high frame rate VGA CMOS Image Sensor. The proposed circuit improves the sampling rate while maintaining the architecture of the conventional SS ADC for high frame rate CIS. The proposed structure does not have analog memory capacitor for storing the value of the first ramp step. The proposed two-step SS ADC has a 12 hit resolution and conversion time of 6.3 mu s at 62.5MHz clock frequency. The VGA CIS using two step SS ADC has the maximum frame rate of upto 320 frames/s.

引用

页码：571 / 572

页数：2

共 50 条

[21] Two-Step Column-Parallel SAR/Single-Slope ADC for CMOS Image Sensors
Zhang, Hejiu
Yu, Ningmei
Lyu, Nan
Li, Keren
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (02): : 434 - 437
[22] Analysis and improvement of ramp gain error in single-ramp single-slope ADCs for CMOS image sensors
Cheng, Xu
Zeng, Xiaoyang
Feng, Qi
MICROELECTRONICS JOURNAL, 2016, 58 : 23 - 31
[23] Method to extend dynamic range of CMOS image sensor using different frame-rate readout
Sasaki, M
Kawahito, S
Mase, M
Tadokoro, Y
SENSORS AND CAMERA SYSTEMS FOR SCIENTIFIC, INDUSTRIAL, AND DIGITAL PHOTOGRAPHY APPLICATIONS IV, 2003, 5017 : 76 - 85
[24] Design of a CMOS Image Sensor with a 10-bit Two-Step Single-Slope A/D Converter and a Hybrid Correlated Double Sampling
Hwang, Yeonseong
Lee, Seongjoo
Song, Minkyu
2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
[25] A high-speed 13-bit two-step single-slope ADC for large array CMOS image sensors
Xu, Ruiming
Guo, Zhongjie
Yu, Ningmei
Liu, Suiyang
INTEGRATION-THE VLSI JOURNAL, 2023, 91 : 119 - 125
[26] A distributed ramp signal generator of column-parallel single-slope ADCs for CMOS image sensors
Imai, Kaita
Yasutomi, Keita
Kagawa, Keiichiro
Kawahito, Shoji
IEICE ELECTRONICS EXPRESS, 2012, 9 (24): : 1893 - 1899
[27] A Low-Power CMOS Image Sensor With Area-Efficient 14-bit Two-Step SA ADCs Using Pseudomultiple Sampling Method
Kim, Jong-Boo
Hong, Seong-Kwan
Kwon, Oh-Kyong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (05) : 451 - 455
[28] A Low Noise CMOS Image Sensor with a 14-bit Two-Step Single-Slope ADC and a Column Self-Calibration Technique
Lim, Woongtaek
Hwang, Jongyoon
Kim, Dongjoo
Jeon, Shiwon
Son, Suho
Song, Minkyu
2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 48 - 51
[29] A Low-power CMOS Image Sensor Based on Variable Frame Rate Operation
Choi, Byoung-Soo
Eunsu-Shin
Bae, Myunghan
Kim, Sang-Hwan
Lee, Jimin
Oh, Chang-Woo
Seo, Sang-Ho
Shin, Jang-Kyoo
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (06) : 854 - 861
[30] A Relative Imaging CMOS Image Sensor for High Dynamic Range and High Frame-Rate Machine Vision Imaging Applications
Katic, Nikola
Popovic, Vladan
Cojbasic, Radisav
Schmid, Alexandre
Leblebici, Yusuf
IEEE SENSORS JOURNAL, 2015, 15 (07) : 4121 - 4129

← 1 2 3 4 5 →