Accurately modeling speculative instruction fetching in trace-driven simulation

被引:6
|
作者
Bhargava, R [1 ]
John, LK [1 ]
Matus, F [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
D O I
10.1109/PCCC.1999.749422
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid accurate results have become serious challenges. A popular evaluation methodology is trace-driven simulation which provides the advantage of a highly portable simulator that is independent of the constraints of the trace generation system. While developing and maintaining a trace-driven simulator is relatively easier than other alternatives, a primary drawback is the inability to accurately simulate speculative instruction fetching and subsequent execution. Fetching from an incorrect path occurs often in a speculative processor, however it a's difficult to capture this information in a trace. This paper investigates a scheme to accurately model instruction fetching within a trace-driven framework. This is accomplished by recreating an, approximate copy of the object code segment, which we call resurrected code, using a preliminary pass through the trace. We discuss a fast and memory-efficient method for implementing this resurrected code. In addition, we characterize UltraSPARC traces of C, C++, and Fortran programs generated using Shade to determine the potential of this method. Using these traces, and a modest branch predicting scheme, we find that in 14 of 16 cases more than 99% of all branches will find their target instruction in the resurrected code. furthermore, on these occasions, a large amount of consecutive instructions are available along the mispredicted path. These results indicate that the inaccuracies associated with speculative fetching ist trace-driven simulation can be significantly reduced using this resurrected code.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [41] An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation
    Yeh, Yu-Fu
    Lin, Hsin-Cheng
    Huang, Chung-Yang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (06) : 928 - 939
  • [42] New proposals for the validation of trace-driven simulations
    Moors, JJA
    Strijbosch, LWG
    COMMUNICATIONS IN STATISTICS-SIMULATION AND COMPUTATION, 1998, 27 (04) : 1051 - 1073
  • [43] Trace-driven debugging of message passing programs
    Frumkin, M
    Hood, R
    Lopez, L
    FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 753 - 762
  • [44] Extending Gem5-Garnet for Efficient and Accurate Trace-driven NoC Simulation
    Li, Ren-Min
    King, Chung-Ta
    Das, Bhaskar
    NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, 2016, : 3 - 8
  • [45] A trace-driven simulator for palm OS devices
    Carroll, H
    Flanagan, JK
    Baniya, S
    ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 157 - 166
  • [46] A TRACE-DRIVEN STUDY OF CMS FILE REFERENCES
    BOZMAN, GP
    GHANNAD, HH
    WEINBERGER, ED
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (5-6) : 815 - 828
  • [47] faas-sim: A trace-driven simulation framework for serverless edge computing platforms
    Raith, Philipp
    Rausch, Thomas
    Furutanpey, Alireza
    Dustdar, Schahram
    SOFTWARE-PRACTICE & EXPERIENCE, 2023, 53 (12): : 2327 - 2361
  • [48] PARALLEL TRACE-DRIVEN SIMULATION FOR PACKET LOSS IN FINITE-BUFFERED VOICE MULTIPLEXERS
    LIN, YB
    PARALLEL COMPUTING, 1993, 19 (02) : 219 - 228
  • [49] Class-based weighted fair queueing: Validation and comparison by trace-driven simulation
    Khayari, RE
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2005, 18 (10) : 975 - 994
  • [50] Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA
    Sangeetha, G. S.
    Radhakrishnan, Vignesh
    Prasad, Prabhu
    Parane, Khyamling
    Talawar, Basavaraj
    PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 129 - 134