Accurately modeling speculative instruction fetching in trace-driven simulation

被引:6
|
作者
Bhargava, R [1 ]
John, LK [1 ]
Matus, F [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
D O I
10.1109/PCCC.1999.749422
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid accurate results have become serious challenges. A popular evaluation methodology is trace-driven simulation which provides the advantage of a highly portable simulator that is independent of the constraints of the trace generation system. While developing and maintaining a trace-driven simulator is relatively easier than other alternatives, a primary drawback is the inability to accurately simulate speculative instruction fetching and subsequent execution. Fetching from an incorrect path occurs often in a speculative processor, however it a's difficult to capture this information in a trace. This paper investigates a scheme to accurately model instruction fetching within a trace-driven framework. This is accomplished by recreating an, approximate copy of the object code segment, which we call resurrected code, using a preliminary pass through the trace. We discuss a fast and memory-efficient method for implementing this resurrected code. In addition, we characterize UltraSPARC traces of C, C++, and Fortran programs generated using Shade to determine the potential of this method. Using these traces, and a modest branch predicting scheme, we find that in 14 of 16 cases more than 99% of all branches will find their target instruction in the resurrected code. furthermore, on these occasions, a large amount of consecutive instructions are available along the mispredicted path. These results indicate that the inaccuracies associated with speculative fetching ist trace-driven simulation can be significantly reduced using this resurrected code.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [31] ACCURACY OF MEMORY REFERENCE TRACES OF PARALLEL COMPUTATIONS IN TRACE-DRIVEN SIMULATION
    HOLLIDAY, MA
    ELLIS, CS
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (01) : 97 - 109
  • [32] Efficiency analysis of stochastic model validation by use of trace-driven simulation
    Andronov, A
    ASMTA 2005: 12th International Conference on Analytical and Stochastic Modelling Techniques and Applications, Proceedings, 2005, : 138 - 143
  • [33] A TRACE-DRIVEN SIMULATION STUDY OF 2-LEVEL CACHE SYSTEMS
    OBAIDAT, MS
    COMPUTERS & ELECTRICAL ENGINEERING, 1995, 21 (03) : 201 - 210
  • [34] TDQN: Trace-driven analytic queuing network modeling of computer systems
    Menasce, Daniel A.
    Bardhan, Shouvik
    JOURNAL OF SYSTEMS AND SOFTWARE, 2019, 147 : 162 - 171
  • [35] Trace-Driven Scaling of Microservice Applications
    Mostofi, Vahid Mirzaebrahim
    Krul, Evan
    Krishnamurthy, Diwakar
    Arlitt, Martin
    IEEE ACCESS, 2023, 11 : 29360 - 29379
  • [36] Validating trace-driven microarchitectural simulations
    Khalid, H
    IEEE MICRO, 2000, 20 (06) : 76 - 82
  • [37] Trace-driven extension for Noxim simulator
    Pedroso Pires, Ivan Luiz
    Zanata Alves, Marco Antonio
    Pessoa Albini, Luiz Carlos
    2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2017, : 102 - 108
  • [38] Trace-Driven Verification of Multithreaded Programs
    Yang, Zijiang
    Sakallah, Karem
    FORMAL METHODS AND SOFTWARE ENGINEERING, 2010, 6447 : 404 - +
  • [39] A workload generation environment for trace-driven simulation of shared-bus multiprocessors
    Giorgi, R
    Prete, CA
    Prina, G
    Ricciardi, L
    THIRTIETH HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL 1: SOFTWARE TECHNOLOGY AND ARCHITECTURE, 1997, : 266 - 275
  • [40] Speculative path power estimation using trace-driven simulations during high-level design phase
    Chandra, Saumya
    Jayaseelan, Ramkumar
    Bhargava, Ravi
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 630 - 637