DefSim - the educational integrated circuit for defect simulation

被引：4
|
作者：
Pleskacz, WA [1 ]
Borejko, T [1 ]
Gugala, T [1 ]
Pizon, P [1 ]
Stopjakova, V [1 ]
机构：
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00661 Warsaw, Poland
来源：
2005 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/MSE.2005.24
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the educational integrated circuit DefSim is described This chip is dedicated to development of students' skills in fault simulation and test pattern generation for digital circuits. It allows applying both voltage and current test methods and offers comparing of their efficiencies on basic digital circuit examples. DefSim was manufactured and its operation was verified experimentally.
引用
收藏
页码：121 / 122
页数：2
相关论文
共 50 条
  • [1] Simulation Assisting EMMI Technical to Locate Defect on Capacitor in Integrated Circuit Failure Analysis
    Wen, Gaojie
    Tian, Li
    Fan, Diwei
    Song, Jinrong
    Ren, Jun
    Wang, Dong
    Li, Xiaocui
    Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 227 - 230
  • [2] MODELING OF INTEGRATED CIRCUIT DEFECT SENSITIVITIES.
    Stapper, C.H.
    1600, (27):
  • [3] PACKAGE CHIP DEFECT REDUCTION ON INTEGRATED CIRCUIT
    Kulpiya, Seri
    Senjuntichai, Angsumalin
    PROGRESS IN MECHATRONICS AND INFORMATION TECHNOLOGY, PTS 1 AND 2, 2014, 462-463 : 578 - 584
  • [4] MODELING OF INTEGRATED-CIRCUIT DEFECT SENSITIVITIES
    STAPPER, CH
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1983, 27 (06) : 549 - 557
  • [5] A smart power integrated circuit educational tool
    Finco, Saulo
    Melo, Wellington
    Castaldo, Fernando
    Pomilio, Jose
    Borges, Beatriz Vieira
    Santos, Pedro
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (04) : 1290 - 1302
  • [6] Modular circuit simulation with integrated applications
    Zuberek, WM
    COMPUTERS & ELECTRICAL ENGINEERING, 1996, 22 (02) : 85 - 101
  • [7] INTEGRATED CIRCUIT AND NEURON SIMULATION.
    Liu, Changxiao
    Mathis, Janis
    Grondin, R.O.
    Modelling, Measurement and Control C, 1988, 11 (03): : 15 - 20
  • [8] Integrated circuit simulation of nonlinear devices
    Zhigalov, IE
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1997, 40 (1-2): : 23 - 32
  • [9] Optimization of EeLADA for Circuit Logic Defect Localization Using Defect Simulation
    Yeoh, B. L.
    Goh, S. H.
    You, G. F.
    Tan, Alan
    Hao, Hu
    Chan, Y. H.
    Zhao, Lin
    Gupta, Varun
    Ma, H. H. W. T.
    Neo, S. P.
    Ang, G. B.
    Ngow, Y. T.
    Lam, Jeffrey
    Tay, C. C.
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 540 - 546
  • [10] DEFECT DATA ANALYSIS IN INTEGRATED CIRCUIT MANUFACTURING.
    Colom, L.A.
    Hill, R.T.
    Ziegler, W.W.
    IBM Technical Disclosure Bulletin, 1975, 18 (04): : 1059 - 1060
12345