DefSim - the educational integrated circuit for defect simulation

被引:4
|
作者
Pleskacz, WA [1 ]
Borejko, T [1 ]
Gugala, T [1 ]
Pizon, P [1 ]
Stopjakova, V [1 ]
机构
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, PL-00661 Warsaw, Poland
关键词
D O I
10.1109/MSE.2005.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper the educational integrated circuit DefSim is described This chip is dedicated to development of students' skills in fault simulation and test pattern generation for digital circuits. It allows applying both voltage and current test methods and offers comparing of their efficiencies on basic digital circuit examples. DefSim was manufactured and its operation was verified experimentally.
引用
收藏
页码:121 / 122
页数:2
相关论文
共 50 条
  • [21] Defect Detection of Integrated Circuit Based on YOLOv5
    Lu, Yucheng
    Sun, Chen
    Li, Xiangning
    Cheng, Liye
    2022 IEEE 2ND INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND ARTIFICIAL INTELLIGENCE (CCAI 2022), 2022, : 165 - 170
  • [22] Comprehensive methodology for integrated circuit in-line defect classification
    Guldi, RL
    Paradis, DE
    Sridhar, N
    Hightower, J
    MICROELECTRONIC YIELD, RELIABILITY, AND ADVANCED PACKAGING, 2000, 4229 : 53 - 59
  • [23] Micromachining of semiconductor by femtosecond laser for integrated circuit defect analysis
    Halbwax, M.
    Sarnet, T.
    Hermann, J.
    Delaporte, Ph.
    Sentis, M.
    Fares, L.
    Haller, G.
    APPLIED SURFACE SCIENCE, 2007, 254 (04) : 911 - 915
  • [25] CIRCUIT SIMULATION PROGRAM ORIENTED PHYSICAL MODELLING OF INTEGRATED CIRCUIT ELEMENTS.
    Tarnay, Kalman
    Szekely, Vladimir
    Masszi, Ference
    Rencz, Marta
    Rang, Toomas
    Periodica Polytechnica Electrical Engineering, 1980, 24 (1-2): : 37 - 45
  • [26] SIMULATION TOOL ENHANCES INTEGRATED-CIRCUIT ENCAPSULATION
    KUAH, TH
    YEUNG, PH
    VATH, CJ
    HUNG, KY
    SOLID STATE TECHNOLOGY, 1995, 38 (11) : 83 - &
  • [27] Modeling of Photocurrent Response for Integrated Optoelectric Circuit Simulation
    Shintaku, Yasuhiro
    Kusu, Shota
    Miyoshi, Teppei
    Suzuki, Gaku
    Konno, Kohkichi
    Miura-Mattausch, Mitiko
    2019 2ND INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS 2019), 2019,
  • [28] Improvement of integrated circuit testing reliability by using the defect based approach
    Kasprowicz, D
    Pleskacz, WA
    MICROELECTRONICS RELIABILITY, 2003, 43 (06) : 945 - 953
  • [29] Model-free estimation of defect clustering in integrated circuit fabrication
    Friedman, DJ
    Hansen, MH
    Nair, VN
    James, DA
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1997, 10 (03) : 344 - 359
  • [30] THE YIELD MODELS AND DEFECT DENSITY MONITORS FOR INTEGRATED-CIRCUIT DIAGNOSIS
    NAHAR, RK
    MICROELECTRONICS AND RELIABILITY, 1993, 33 (14): : 2153 - 2159