Design of testable random bit generators

被引:0
|
作者
Bucci, M [1 ]
Luzzi, R [1 ]
机构
[1] Infineon Technol Austria AG, A-8020 Graz, Austria
来源
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS | 2005年 / 3659卷
关键词
random bit source; random numbers; entropy; ring oscillators; jitter;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the evaluation of random bit generators for security applications is discussed and the concept of stateless generator is introduced. It is shown how, for the proposed class of generators, the verification of a minimum entropy limit can be performed directly on the post-processed random numbers thus not requiring a good statistic quality for the noise source itself, provided that a sufficient compression is adopted in the post-processing unit. Assuming that the noise source is stateless, a straightforward entropy estimator to drive an adaptive compression algorithm is proposed. Examples of stateless sources are also discussed. Finally, an attack scenario against a noise source is defined and an effective approach to the attack detection is presented. The entropy estimator and the attack detection together guarantee the unpredictability of the generated random numbers.
引用
收藏
页码:147 / 156
页数:10
相关论文
共 50 条
  • [41] Batch and stream entropy with fixed partitions for chaos-based random bit generators
    Arai, Kenichi
    Davis, Peter
    PHYSICAL REVIEW E, 2021, 104 (03)
  • [42] Analysis and performance evaluation of area-efficient True Random Bit Generators on FPGAs
    Alioto, Massimo
    Fondelli, Luca
    Rocchi, Santina
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1572 - 1575
  • [44] Testable MUTEX Design
    Zhang, Yang
    Heck, Leandro S.
    Moreira, Matheus T.
    Zar, David
    Breuer, Melvin A.
    Calazans, Ney L. V.
    Beerel, Peter A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) : 1188 - 1199
  • [45] DEVELOPMENT DESIGN AND TEST PROCEDURES FOR RANDOM GENERATORS USING CHAINCODES
    HARTLEY, MG
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1969, 116 (01): : 22 - &
  • [46] On the design of a family of CI pseudo-random number generators
    Bahi, Jacques M.
    Fang, Xiaole
    Guyeux, Christophe
    Wang, Qianxue
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [47] Guidelines for the Design of Random Telegraph Noise-Based True Random Number Generators
    Zanotti, Tommaso
    Ranjan, Alok
    O'Shea, Sean J.
    Raghavan, Nagarajan
    Thamankar, Ramesh
    Pey, Kin Leong
    Puglisi, Francesco Maria
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (02) : 184 - 193
  • [48] Redundancy Removal of Shifted Keys Using Pseudo Random Bit Generators in Wireless Sensor Network
    Vangala, Anusha
    Satapathy, Suresh Chandra
    PROCEEDINGS OF THE 2018 SECOND WORLD CONFERENCE ON SMART TRENDS IN SYSTEMS, SECURITY AND SUSTAINABILITY (WORLDS4), 2018, : 276 - 280
  • [49] Secure pseudo-random bit sequence generation using coupled linear congruential generators
    Katti, Raj S.
    Kavasseri, Rajesh G.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2929 - 2932
  • [50] True random bit generators based on current time series of contact glow discharge electrolysis
    Rojas, Andrea Espinel
    Allagui, Anis
    Elwakil, Ahmed S.
    Alawadhi, Hussain
    JOURNAL OF APPLIED PHYSICS, 2018, 123 (20)