Design of testable random bit generators

被引:0
|
作者
Bucci, M [1 ]
Luzzi, R [1 ]
机构
[1] Infineon Technol Austria AG, A-8020 Graz, Austria
来源
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS | 2005年 / 3659卷
关键词
random bit source; random numbers; entropy; ring oscillators; jitter;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the evaluation of random bit generators for security applications is discussed and the concept of stateless generator is introduced. It is shown how, for the proposed class of generators, the verification of a minimum entropy limit can be performed directly on the post-processed random numbers thus not requiring a good statistic quality for the noise source itself, provided that a sufficient compression is adopted in the post-processing unit. Assuming that the noise source is stateless, a straightforward entropy estimator to drive an adaptive compression algorithm is proposed. Examples of stateless sources are also discussed. Finally, an attack scenario against a noise source is defined and an effective approach to the attack detection is presented. The entropy estimator and the attack detection together guarantee the unpredictability of the generated random numbers.
引用
收藏
页码:147 / 156
页数:10
相关论文
共 50 条
  • [21] A Lightweight Digital System for the Probabilistic Characterization of True Random Bit Generators
    Addabbo, Tommaso
    Fort, Ada
    Mugnaini, Marco
    Vignoli, Valerio
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [22] Physical random bit generators and their reliability: focusing on chaotic laser systems
    Inubushi, Masanobu
    Yoshimura, Kazuyuki
    Arai, Kenichi
    Davis, Peter
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2015, 6 (02): : 133 - 143
  • [23] 32-bit multipliers for linear congruential random number generators
    Kung, Ching-Jing
    JOURNAL OF DISCRETE MATHEMATICAL SCIENCES & CRYPTOGRAPHY, 2006, 9 (03): : 441 - 448
  • [24] RANDOM-PATTERN TESTABLE DESIGN FOR PROGRAMMABLE LOGIC ARRAYS.
    Fujiwara, Hideo
    Systems and Computers in Japan, 1987, 18 (07): : 95 - 102
  • [25] Random pattern testable design with partial circuit duplication and IDDQ testing
    Yokoyama, Hiroshi
    Wen, Xiaoqing
    Tamamoto, Hideo
    Systems and Computers in Japan, 1999, 30 (05): : 18 - 27
  • [26] Design of testable digital circuits oriented to pseudo-random testing
    Romankevitch, A.M.
    Grol', V.V.
    Engineering Simulation, 1997, 14 (05): : 749 - 756
  • [27] TESTABLE DESIGN
    DASGUPTA, S
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 1 - 1
  • [28] Testable designs of one-count generators
    Haniotakis, T
    Paschalis, A
    Halatsis, C
    Philokyprou, G
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 85 (05) : 629 - 650
  • [29] Quantum random number generators, extraction of provably random bit sequences from Markov chain trajectories
    Arbekov, I. M.
    Molotkov, S. N.
    PHYSICS-USPEKHI, 2024, 67 (09) : 919 - 937
  • [30] Lightweight True Random Bit Generators in PLDs: Figures of Merit and Performance Comparison
    Addabbo, T.
    Fort, A.
    Moretti, R.
    Mugnaini, M.
    Vignoli, V.
    Garcia-Bosque, M.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,