Design of testable random bit generators

被引:0
|
作者
Bucci, M [1 ]
Luzzi, R [1 ]
机构
[1] Infineon Technol Austria AG, A-8020 Graz, Austria
来源
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS | 2005年 / 3659卷
关键词
random bit source; random numbers; entropy; ring oscillators; jitter;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the evaluation of random bit generators for security applications is discussed and the concept of stateless generator is introduced. It is shown how, for the proposed class of generators, the verification of a minimum entropy limit can be performed directly on the post-processed random numbers thus not requiring a good statistic quality for the noise source itself, provided that a sufficient compression is adopted in the post-processing unit. Assuming that the noise source is stateless, a straightforward entropy estimator to drive an adaptive compression algorithm is proposed. Examples of stateless sources are also discussed. Finally, an attack scenario against a noise source is defined and an effective approach to the attack detection is presented. The entropy estimator and the attack detection together guarantee the unpredictability of the generated random numbers.
引用
收藏
页码:147 / 156
页数:10
相关论文
共 50 条
  • [1] Digital post-processing for testable random bit generators
    Bucci, Marco
    Luzzi, Raimondo
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 623 - 626
  • [2] Quantum random bit generators
    Turiel, Thomas P.
    AMERICAN STATISTICIAN, 2007, 61 (03): : 255 - 259
  • [3] PERFORMANCE OF RANDOM-BIT GENERATORS
    COHN, CE
    SIMULATION, 1971, 17 (06) : 234 - &
  • [4] Smartphone Sensors as Random Bit Generators
    Loutfi, Joseph
    Chehab, Ali
    Elhajj, Imad H.
    Kayssi, Ayman
    2014 IEEE/ACS 11TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2014, : 773 - 780
  • [5] DESIGN OF EASILY TESTABLE BIT-SLICED SYSTEMS
    SRIDHAR, T
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (11) : 842 - 854
  • [6] DESIGN OF EASILY TESTABLE BIT-SLICED SYSTEMS
    SRIDHAR, T
    HAYES, JP
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1046 - 1058
  • [7] A UNIVERSAL STATISTICAL TEST FOR RANDOM BIT GENERATORS
    MAURER, UM
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 537 : 409 - 420
  • [8] POST PROCESSING OF QUANTUM RANDOM BIT GENERATORS
    Sheikholeslam, S. Arash
    Gulliver, T. Aaron
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2012, 10 (04)
  • [9] A technique to design high entropy chaos-based true random bit generators
    Addabbo, Tommaso
    Alioto, Massimo
    Fort, Ada
    Rocchi, Santina
    Vignoli, Valerio
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1183 - +
  • [10] Fully digital random bit generators for cryptographic applications
    Bucci, Marco
    Luzzi, Raimondo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (03) : 861 - 875