A High Performance Hardware Implementation Image Encryption With AES Algorithm

被引:4
|
作者
Farmani, Ali [1 ]
Jafari, Mohamad [1 ]
Miremadi, Seyed Sohrab [1 ]
机构
[1] Univ Tabriz, Tabriz, Iran
关键词
Advanced Encryption Standard(AES); Pipelining; Image Encryption; Decryption;
D O I
10.1117/12.896659
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper describes implementation of a high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard), in order to increase the speed and throughput using pipeline technique in four stages, control unit based on logic gates, optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure makes AES suitable for fast image encryption. Implementation of a 128-bit AES on FPGA of Altra company has been done and the results are as follow: throughput, 6 Gbps in 471MHz. The time of encrypting in tested image with 32(*)32 size is 1.15ms.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Rapid Encryption Method Based on AES Algorithm for Grey Scale HD Image Encryption
    Wadi, Salim M.
    Zainal, Nasharuddin
    4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICEEI 2013), 2013, 11 : 51 - 56
  • [42] Hardware implementation of the safer plus encryption algorithm for the Bluetooth system
    Kitsos, P
    Sklavos, N
    Koufopavlou, O
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 878 - 881
  • [43] Efficient Hardware Implementation of the Lightweight Block Encryption Algorithm LEA
    Lee, Donggeon
    Kim, Dong-Chan
    Kwon, Daesung
    Kim, Howon
    SENSORS, 2014, 14 (01) : 975 - 994
  • [44] HARDWARE IMPLEMENTATION OF SERPENT ENCRYPTION ALGORITHM ON XILINX FPGA DEVICES
    Grozea, Constantin
    Guiman, Gheorghe
    Hritcu, Daniel-Tiberius
    Radoi, Ionut
    18TH INTERNATIONAL CONFERENCE - THE KNOWLEDGE-BASED ORGANIZATION: APPLIED TECHNICAL SCIENCES AND ADVANCED MILITARY TECHNOLOGIES, CONFERENCE PROCEEDING 3, 2012, : 240 - 242
  • [45] Hardware Efficient AES for Image Processing with High Throughput
    Delakoti, Neha
    Gaur, Nidhi
    Mehra, Anu
    2015 1ST INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2015, : 932 - 935
  • [46] A new ASIC implementation of an advanced encryption standard (AES) crypto-hardware accelerator
    Ahmad, Nabihah
    Hasan, S. M. Rezaul
    MICROELECTRONICS JOURNAL, 2021, 117
  • [47] Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA.
    Perez, Oscar
    Berviller, Yves
    Tanougast, Camel
    Weber, Serge
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 3278 - +
  • [48] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 842 - 847
  • [49] Multiple Lookup Table-Based AES Encryption Algorithm Implementation
    Gong, Jin
    Liu, Wenyi
    Zhang, Huixin
    2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II, 2010, : 212 - 214
  • [50] Optical image encryption based on cascaded iterative angular spectrum algorithm and its implementation with parallel hardware
    Yu, B
    Peng, X
    Tian, JD
    Niu, HB
    ICO20: OPTICAL INFORMATION PROCESSING, PTS 1 AND 2, 2006, 6027