A High Performance Hardware Implementation Image Encryption With AES Algorithm

被引：4
|
作者：
Farmani, Ali [1 ]
Jafari, Mohamad [1 ]
Miremadi, Seyed Sohrab [1 ]
机构：
[1] Univ Tabriz, Tabriz, Iran
来源：
THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011) | 2011年 / 8009卷
关键词：
Advanced Encryption Standard(AES); Pipelining; Image Encryption; Decryption;
D O I：
10.1117/12.896659
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
This paper describes implementation of a high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard), in order to increase the speed and throughput using pipeline technique in four stages, control unit based on logic gates, optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure makes AES suitable for fast image encryption. Implementation of a 128-bit AES on FPGA of Altra company has been done and the results are as follow: throughput, 6 Gbps in 471MHz. The time of encrypting in tested image with 32(*)32 size is 1.15ms.
引用
收藏
页数：7
相关论文
共 50 条
  • [21] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [22] Image encryption with the AES algorithm in wireless sensor network
    Msolli, Amina
    Helali, Abdelhamid
    Maaref, Hassen
    2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 41 - 45
  • [23] Implementation IDEA algorithm for image encryption
    Dang, PP
    Chau, PM
    MATHEMATICS AND APPLICATIONS OF DATA/IMAGE CODING, COMPRESSION, AND ENCRYPTION III, 2000, 4122 : 1 - 9
  • [24] Design, and evaluation of data-dependent hardware for AES encryption algorithm
    Atono, Ryoichiro
    Ichikawa, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (07): : 2301 - 2305
  • [25] Optimized Hardware Implementation of the Advanced Encryption Standard Algorithm
    Abd Elfatah, Ahmed Fathy
    Tarrad, Ibrahim F.
    Awad, Ali Ismail
    Hamed, Hesham F. A.
    2013 8TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2013, : 197 - 201
  • [26] ASIC hardware implementation of the IDEA NXT encryption algorithm
    Macchetti, Marco
    Chen, Wenyu
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4843 - +
  • [27] Hardware Implementation of Programmable Cellular Automata Encryption Algorithm
    Anghelescu, Petre
    2012 35TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2012, : 18 - 21
  • [28] A high-performance VLSI architecture for advanced encryption standard (AES) algorithm
    Kosaraju, NM
    Varanasi, M
    Mohanty, SP
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 481 - 484
  • [29] Research of Database Encryption Based on Fast AES Algorithm Implementation
    Li, Nan
    ADVANCES IN COMPUTER SCIENCE, ENVIRONMENT, ECOINFORMATICS, AND EDUCATION, PT III, 2011, 216 : 31 - 35
  • [30] An Energy Efficient AES Encryption Core for Hardware Security Implementation in IoT Systems
    Manh-Hiep Dao
    Van-Phuc Hoang
    Van-Lan Dao
    Xuan-Tu Tran
    2018 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2018, : 301 - 304
12345