Cavityless wafer level packaging of SAW devices

被引:8
|
作者
Bhattacharjee, K. [1 ]
Shvetsov, A. [2 ]
Zhgoon, S. [2 ]
机构
[1] RF Micro Devices, Greensboro, NC 27409 USA
[2] Moscow Power Engn Inst, Dept Radio Engn Fundamentals, Moscow, Russia
关键词
waveguiding layer acoustic wave; isolated layer acoustic wave; styling; cavityless WLP; SAW device; SURFACE; WAVES;
D O I
10.1109/ULTSYM.2007.474
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
Original implementations of the solution to cavityless WLP by means of isolation of waves are discussed. Variants of waveguiding layer acoustic wave (WLAW) (similar to boundary and interface waves) and isolated layer acoustic wave (ILAW) together with Bragg mirror-like additional acoustical isolation are compared in modeling and experimentally. The structures include metal electrode patterns and subsequent layers. The first among these layers is a dielectric layer, usually SiO2 (or Pyrex) that possesses temperature compensating properties, while the outer layers are formed with either metals or dielectrics. In order for the wave to be confined into the SiO2 layer the stack of the outer layers may be formed in different ways. For implementation of the WLAW concept, the main feature of subsequent layers is the increased acoustical velocity in comparison to the SiO2 layer. Thus the wave attenuates exponentially in the structure on both sides of the SiO2 waveguiding core. The ILAW concept is based on the application of high acoustical impedance materials providing abrupt change in boundary conditions between the layers. Further improvement of acoustical isolation in this approach is effectuated by means of alternating several layers with low and high acoustical impedance.
引用
收藏
页码:1886 / +
页数:2
相关论文
共 50 条
  • [41] Advanced packaging: Wafer level packages
    Electronic Packaging and Production, 2000, 40 (11):
  • [42] The development of enhanced wafer level packaging
    Lo, WC
    Shen, LC
    Chang, SM
    Chen, YC
    Hu, HT
    Lin, JR
    Chen, KC
    Hwang, J
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 218 - 222
  • [43] Evolutionary Development of Wafer Level Packaging
    Hunt, John
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [44] Wafer level flip chip packaging
    Tong, QK
    Ma, B
    Savoca, A
    MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244
  • [45] Encapsulation Challenges for Wafer Level Packaging
    Eric, Kuah T. H.
    Hao, J. Y.
    Ding, J. P.
    Li, Q. F.
    Chan, W. L.
    Ho, S. C.
    Huang, H. M.
    Jiang, Y. J.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 903 - +
  • [46] Evolutionary Development of Wafer Level Packaging
    Hunt, John
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [47] Encapsulation Challenges for Wafer Level Packaging
    Kuah, Eric T. H.
    Hao, J. Y.
    Ding, J. P.
    Li, Q. F.
    Chan, W. L.
    Ho, S. C.
    Huang, H. M.
    Jiang, Y. J.
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 581 - +
  • [48] Wafer-level packaging update
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2003, 46 (11) : 34 - +
  • [49] Advances in Wafer Level Packaging (WLP)
    Tee, Tong Yan
    Fan, Xuejun
    Lai, Yi-Shao
    MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 479 - 480
  • [50] Requirements for wafer level packaging materials
    Melasincic, Chris
    2013 IEEE INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS (APM), 2013,