Design and analysis of power distribution networks in PowerPC™ microprocessors

被引：0
|
作者：
Dharchoudhury, A [1 ]
Panda, R [1 ]
Blaauw, D [1 ]
Vaidyanathan, R [1 ]
Tutuianu, B [1 ]
Bearden, D [1 ]
机构：
[1] Motorola Inc, Adv Syst Technol Lab, Adv Tools Grp, Austin, TX 78730 USA
来源：
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 1998年
关键词：
power distribution network; PowerPC (TM); IR-drop; reliability;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
We present a methodology for the design and analysis of power grids in the PowerPC(TM) microprocessors. The methodology covers the need for power grid analysis across all stages of the design process. A case study showing the application of this methodology to the PowerPC(TM) 750 microprocessor is presented.
引用
收藏
页码：738 / 743
页数：6
相关论文
共 50 条
  • [31] Optimal Power Flow Analysis in Power Dispatch for Distribution Networks
    Pisciella, Paolo
    Vespucci, Maria Teresa
    Vigano, Giacomo
    Rossi, Marco
    Moneta, Diana
    NUMERICAL ANALYSIS AND OPTIMIZATION, 2018, 235 : 229 - 247
  • [32] Modeling of power distribution systems for high-performance microprocessors
    Herrell, DJ
    Beker, B
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 240 - 248
  • [33] Single-event upset in commercial silicon-on-insulator PowerPC microprocessors
    Irom, F
    Swift, GM
    Farmanesh, FH
    Johnston, AH
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 203 - 204
  • [34] Single-event upset in commercial silicon-on-insulator PowerPC microprocessors
    Irom, F
    Farmanesh, FF
    Johnston, AH
    Swift, GM
    Millward, DG
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (06) : 3148 - 3155
  • [35] Frequency dependence of single-event upset in advanced commercial PowerPC microprocessors
    Irom, F
    Farmanesh, FE
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3505 - 3509
  • [36] A WIDE-BANDWIDTH LOW-VOLTAGE PLL, FOR POWERPC(TM) MICROPROCESSORS
    ALVAREZ, J
    SANCHEZ, H
    GEROSA, G
    COUNTRYMAN, R
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (06) : 631 - 639
  • [37] Design of Experiments Implementation towards Optimization of Power Distribution Networks
    de Jesus Leal-Romo, Felipe
    Rayas-Sanchez, Jose E.
    He, Jiangqi
    2017 IEEE 8TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2017,
  • [38] Design optimization of power distribution design networks using embedded passive technology
    Lu, ACW
    Fan, W
    Wai, LL
    Yamazaki, T
    Jarcia, JJ
    Chin, KH
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 727 - 733
  • [39] Design and optimization for nanoscale power distribution networks in gigascale systems
    Sarvari, Reza
    Naeemi, Azad
    Zarkesh-Ha, Payman
    Meindl, James D.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 190 - +
  • [40] PAT: State machine based approach to performance modeling for PowerPC(TM) microprocessors
    Kumar, A
    Waldecker, B
    1977 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 277 - 283
12345