Design and analysis of power distribution networks in PowerPC™ microprocessors

被引：0
|
作者：
Dharchoudhury, A [1 ]
Panda, R [1 ]
Blaauw, D [1 ]
Vaidyanathan, R [1 ]
Tutuianu, B [1 ]
Bearden, D [1 ]
机构：
[1] Motorola Inc, Adv Syst Technol Lab, Adv Tools Grp, Austin, TX 78730 USA
来源：
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 1998年
关键词：
power distribution network; PowerPC (TM); IR-drop; reliability;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
We present a methodology for the design and analysis of power grids in the PowerPC(TM) microprocessors. The methodology covers the need for power grid analysis across all stages of the design process. A case study showing the application of this methodology to the PowerPC(TM) 750 microprocessor is presented.
引用
收藏
页码：738 / 743
页数：6
相关论文
共 50 条
  • [21] An integrated placement and synthesis approach for timing closure of PowerPC(TM) microprocessors
    Hojat, S
    Villarubia, P
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 206 - 210
  • [22] Automatic generation of high performance embedded memory models for PowerPC microprocessors
    Bhadra, Jayanta
    Abadir, Magdy S.
    Burgess, David
    Trofimova, Ekaterina
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 111 - +
  • [23] Defining priorities in the design of power and water distribution networks
    Gonzalez-Bravo, Ramon
    Fabian Fuentes-Cortes, Luis
    Maria Ponce-Ortega, Jose
    ENERGY, 2017, 137 : 1026 - 1040
  • [24] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
  • [25] Practical considerations in formal equivalence checking of PowerPC1 microprocessors
    Chandra, A
    Wang, LC
    Abadir, M
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 362 - 367
  • [26] Full chip false timing path identification:: Applications to the PowerPC™ microprocessors
    Zeng, J
    Abadir, MS
    Bhadra, J
    Abraham, JA
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 514 - 518
  • [27] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 251 - +
  • [28] NStrace: A bus-driven instruction trace tool for PowerPC microprocessors
    Sandon, PA
    Liao, YC
    Cook, TE
    Schultz, DM
    MartindeNicolas, P
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1997, 41 (03) : 331 - 344
  • [29] Robust Method for Analysis of Power Distribution Networks
    Han, Ki Jin
    Martin, Bill
    Swaminathan, Madhavan
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 213 - 216
  • [30] Integrated analysis of power and performance for pipelined microprocessors
    Zyuban, V
    Brooks, D
    Srinivasan, V
    Gschwind, M
    Bose, P
    Strenski, PN
    Emma, PG
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (08) : 1004 - 1016
12345