Design and analysis of power distribution networks in PowerPC™ microprocessors

被引：0
|
作者：
Dharchoudhury, A [1 ]
Panda, R [1 ]
Blaauw, D [1 ]
Vaidyanathan, R [1 ]
Tutuianu, B [1 ]
Bearden, D [1 ]
机构：
[1] Motorola Inc, Adv Syst Technol Lab, Adv Tools Grp, Austin, TX 78730 USA
来源：
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 1998年
关键词：
power distribution network; PowerPC (TM); IR-drop; reliability;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
We present a methodology for the design and analysis of power grids in the PowerPC(TM) microprocessors. The methodology covers the need for power grid analysis across all stages of the design process. A case study showing the application of this methodology to the PowerPC(TM) 750 microprocessor is presented.
引用
收藏
页码：738 / 743
页数：6
相关论文
共 50 条
  • [1] Clock Distribution Methodology for PowerPC™ Microprocessors
    Shantanu Ganguly
    Daksh Lehther
    Satyamurthy Pullela
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 16 : 181 - 189
  • [2] Clock distribution methodology for PowerPC(TM) microprocessors
    Ganguly, S
    Lehther, D
    Pullela, S
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (2-3): : 181 - 189
  • [3] FEASIBILITY STUDY FOR COMMUNICATION OVER POWER DISTRIBUTION NETWORKS OF MICROPROCESSORS
    Thirugnanam, Rajesh
    Ha, Dong Sam
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 118 - 121
  • [4] A scalable resistor-less PLL design for PowerPC(TM) microprocessors
    Alvarez, J
    Sanchez, H
    Countryman, R
    Alexander, M
    Nicoletta, C
    Gerosa, G
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 293 - 300
  • [5] Design oriented analysis of package power distribution system considering target impedance for high performance microprocessors
    Mandhana, OP
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2001, : 273 - 276
  • [6] Establishing latch correspondence for embedded circuits of PowerPC® microprocessors
    Anand, H
    Bhadra, J
    Sen, A
    Abadir, MS
    Davis, KG
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 37 - 44
  • [7] A CMOS temperature sensor for PowerPC(TM)RISC microprocessors
    Sanchez, H
    Philip, R
    Alvarez, J
    Gerosa, G
    1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
  • [8] Design and validation of a performance and power simulator for PowerPC systems
    Shafi, H
    Bohrer, PJ
    Phelan, J
    Rusu, CA
    Peterson, JL
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) : 641 - 651
  • [9] Design and validation of a performance and power simulator for PowerPC systems
    Shafi, H. (hshafi@us.ibm.com), 1600, IBM Corporation (47): : 5 - 6
  • [10] Divide and conquer approach to functional verification of PowerPC(TM) microprocessors
    Roth, C
    Tyler, J
    Jagodik, P
    Nguyen, H
    8TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1997, : 128 - 133
12345