Automated synthesis of large phase shifters for built-in self-test

被引：48

作者：

Rajski, J ^{[1
]}

Tamarapalli, N ^{[1
]}

Tyszer, J ^{[1
]}

机构：

[1] Mentor Graph Corp, Wilsonville, OR 97070 USA

来源：

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/TEST.1998.743303

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The paper introduces a new algorithm for the automated synthesis of phase shifters - circuits used to remove effects of structural dependencies featured by two-dimensional test generators. The algorithms presented in the paper synthesize in a time-efficient manner very large and fast phase shifters for built-in self-test environment, with guaranteed minimal phaseshifts between scan chains, and very low delay and area of virtually one 2-way XOR gate per channel.

引用

页码：1047 / 1056

页数：10

共 50 条

[31] Integration of partial scan and built-in self-test
AT&T Bell Lab, Princeton, United States
Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
[32] Built-in self-test for embedded voltage regulator
Shi, Jiang
Smith, Ricky
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
[33] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
TREUER, R
FUJIWARA, H
AGARWAL, VK
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
[34] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
GELSINGER, PP
VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
[35] Improved built-in self-test of sequential circuits
Jabbari, Hosna
Muzio, Jon C.
Sun, Lin
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81
[36] INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST
LIN, CJ
ZORIAN, Y
BHAWMIK, S
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 125 - 137
[37] An effective built-in self-test for chargepump PLL
Han, J
Song, D
Kim, H
Kim, YY
Kang, S
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (08): : 1731 - 1733
[38] Arithmetic built-in self-test for DSP cores
Radecka, K
Rajski, J
Tyszer, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1358 - 1369
[39] BUILT-IN SELF-TEST TRENDS IN MOTOROLA MICROPROCESSORS
DANIELS, RG
BRUCE, WC
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 64 - 71
[40] Efficient Built-In Self-Test algorithm for memory
Wang, SJ
Wei, CJ
PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 66 - 70

← 1 2 3 4 5 →