Modeling of on-chip bus switching current and its impact on noise in power supply grid

被引：4
|
作者：
Tuuna, Sampo [1 ]
Zheng, Li-Rong [2 ]
Isoaho, Jouni [1 ]
Tenhunen, Hannu [1 ]
机构：
[1] Univ Turku, Dept Informat Technol, Turku, Finland
[2] Royal Inst Technol, SE-16440 Stockholm, Sweden
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 06期
关键词：
bus; power supply noise; transmission line;
D O I：
10.1109/TVLSI.2008.2000258
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, an analytical model for the current draw of an on-chip bus is presented. The model is combined with an on-chip power supply grid model in order to analyze noise caused by switching buses in a power supply grid. The bus is modeled as distributed resistance-inductance-capacitance (RLC) lines that are capacitively and inductively coupled to each other. Different switching patterns and driver skewing times are also included in the model. The power supply grid is modeled as a network of RLC segments. The model is verified by comparing it to HSPICE. The error was below 8%. The model is applied to determine the influence of driver skewing times on maximum power supply noise.
引用
收藏
页码：766 / 770
页数：5
相关论文
共 50 条
  • [21] Modeling of realistic on-chip power grid using the FDTD method
    Choi, J
    Wan, LX
    Swaminathan, M
    Beker, B
    Master, R
    2002 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2002, : 238 - 243
  • [22] Automatic substrate switching circuit for on-chip adaptive power supply system
    Ma, Dongsheng
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2757 - 2760
  • [23] Power supply induced jitter modeling of an on-chip LC oscillator
    Rokhsaz, S
    Lu, JH
    Brunn, B
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 132 - 136
  • [24] Simultaneous switching noise and resonance analysis of on-chip power distribution network
    Bai, G
    Hajj, IN
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 163 - 168
  • [25] Effect of substrate resistivity on switching noise in - On-chip power distribution networks
    Mao, JF
    Swaminathan, M
    Libous, J
    O'Connor, D
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 33 - 36
  • [26] An on-chip noise canceller with high voltage supply lines for nanosecond-range power supply noise
    Nakamura, Yasumi
    Takamiya, Makoto
    Sakurai, Takayasu
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 124 - 125
  • [27] Comprehensive model for on-chip power grid transient analysis and power grid-induced noise prediction
    Ihm, JY
    Chung, IJ
    Manetas, G
    Cangellaris, AC
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 716 - 721
  • [28] An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
    Nakamura, Yasumi
    Takamiya, Makoto
    Sakurai, Takayasu
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 468 - 474
  • [29] Circuit design techniques for on-chip power supply noise monitoring system
    Chen, H
    Hsu, L
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 704 - 713
  • [30] Distributed on-chip power supply noise characterization of the cell broadband engineTM
    Zhou, Yaping
    Harvey, Paul M.
    Flachs, Brian
    Liberty, John
    Gervais, Gilles
    Mandrekar, Rohan
    Chen, Howard H.
    Tamura, Tetsuji
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 99 - +
12345