Power supply induced jitter modeling of an on-chip LC oscillator

被引：0
|
作者：
Rokhsaz, S
Lu, JH
Brunn, B
机构：
来源：
2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN | 2001年
关键词：
D O I：
10.1109/SSMSD.2001.914952
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper concentrates on developing a closed-form small signal model to determine the Power Supply Induced Jitter (PSIJ) for on chip LC based Voltage Controlled Oscillator (VCO). To determine the source of the PSIJ, we have developed a Mathcad model which is used it optimize the VCO design in order to achieve the lowest possible jitter allowed by its architecture.
引用
收藏
页码：132 / 136
页数：5
相关论文
共 50 条
  • [1] Optimizing On-Chip Decoupling Capacitors to Improve Power Supply Noise Induced Jitter and ESD Robustness
    Liu, Xiaoping
    Beyene, Wendemagegnehu
    Sivarajah, Selvakumar
    Jiang, Jenny
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1211 - 1218
  • [2] Power and Jitter Optimized VCO Design Using an On-Chip Supply Noise Monitoring Circuit
    Liu, Yutao
    Xu, Ni
    Rhee, Woogeun
    Wang, Ziqiang
    Wang, Zhihua
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 935 - 938
  • [3] Modeling the effects of Transmission Media on Power Supply Induced Jitter
    Tripathi, Jai Narayan
    Achar, Ramachandra
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [4] Variability-Aware Modeling of Power Supply Induced Jitter
    Verma, Vinod Kumar
    Tripathi, Jai Narayan
    IEEE Transactions on Signal and Power Integrity, 2024, 3 : 47 - 55
  • [5] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
    Zheng, LR
    Li, BX
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [6] On-Chip Measurement of Jitter Transfer and Supply Sensitivity of PLL/DLLs
    Kim, Jaeha
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (06) : 449 - 453
  • [7] A Review on Power Supply Induced Jitter
    Tripathi, Jai Narayan
    Sharma, Vijender Kumar
    Shrimali, Hitesh
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (03): : 511 - 524
  • [8] A method and tool set for on-chip power noise and jitter estimation
    Evans, RJ
    Carlsen, K
    Joshi, A
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 155 - 158
  • [9] Modeling of Power Supply Noise Associated with Package Parasitics in an On-Chip LDO Regulator
    Joo, Junho
    Sun, Yin
    Lee, Jongjoo
    Kong, Sunkyu
    Kang, Soonku
    Song, Inmyung
    Hwang, Chulsoon
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 395 - 399
  • [10] On-Chip Jitter Learning for PLL
    Chen, Wei-Hao
    Huang, Shi-Yu
    IEEE DESIGN & TEST, 2022, 39 (04) : 58 - 63
12345