Formal Verification of mCWQ Using Extended Hoare Logic

被引:2
|
作者
Xie, Wanling [1 ]
Zhu, Huibiao [1 ]
Wu, Xi [2 ]
Phan Cong Vinh [3 ]
机构
[1] East China Normal Univ, Sch Comp Sci & Software Engn, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China
[2] Univ Queensland, Sch ITEE, Brisbane, Qld 4072, Australia
[3] Nguyen Tat Thanh Univ, 300A Nguyen Tat Thanh St,Ward 13,Dist 4, Ho Chi Minh City, Vietnam
来源
MOBILE NETWORKS & APPLICATIONS | 2019年 / 24卷 / 01期
基金
中国国家自然科学基金; 新加坡国家研究基金会;
关键词
Hoare logic; Node mobility; mCWQ calculus; WIRELESS SENSOR NETWORKS; AD-HOC; MOBILITY MODELS; CALCULUS; ALGEBRA;
D O I
10.1007/s11036-018-1142-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Node mobility, as one of the most important features of Wireless Sensor Networks (WSNs), may affect the reliability of communication links in the networks, leading to abnormalities and decreasing the quality of service provided by WSNs. The mCWQ calculus (i.e., CWQ calculus with mobility) is recently proposed to capture the feature of node mobility and increase the communication quality of WSNs. In this paper, we present a proof system for the mCWQ calculus to prove its correctness. Our specifications and verifications are based on Hoare Logic. In order to describe the timing of observable actions, we extend the assertion language with primitives. And terminating and non-terminating computations both can be described in our proof system. We also give some examples to illustrate the application of our proof system.
引用
收藏
页码:134 / 144
页数:11
相关论文
共 50 条
  • [41] Formal verification of a programming logic for a distributed programming language
    Zhang, C
    Olsson, RA
    Levitt, KN
    THEORETICAL COMPUTER SCIENCE, 1999, 216 (1-2) : 213 - 235
  • [42] Open computation tree logic for formal verification of modules
    Dasgupta, P
    Chakrabarti, A
    Chakrabarti, PP
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 735 - 740
  • [43] Hoare logic and auxiliary variables
    Kleymann, Thomas
    Formal Aspects of Computing, 11 (05): : 541 - 566
  • [44] New Formal Verification Method Based on A Trace Logic
    Jiang, Yun
    He, Wei
    Gong, Huaping
    2008 INTERNATIONAL WORKSHOP ON INFORMATION TECHNOLOGY AND SECURITY, 2008, : 9 - 11
  • [45] A dynamic logic for the formal verification of java card programs
    Universität Karlsruhe, Institut für Logik, Komplexität und Deduktionssysteme, Karlsruhe
    D-76128, Germany
    Lect. Notes Comput. Sci., 1600, (6-24):
  • [46] Formal Verification of Logic Control Systems with Nondeterministic Behaviors
    Alwi, Saifulza
    Fujimoto, Yasutaka
    IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2013, 2 (06) : 306 - 314
  • [47] An intuitionistic modal logic with applications to the formal verification of hardware
    Fairtlough, M
    Mendler, M
    COMPUTER SCIENCE LOGIC, 1995, 933 : 354 - 368
  • [48] EXPRESSIVENESS AND THE COMPLETENESS OF HOARE LOGIC
    BERGSTRA, JA
    TUCKER, JV
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1982, 25 (03) : 267 - 284
  • [49] An Applied Quantum Hoare Logic
    Zhou, Li
    Yu, Nengkun
    Ying, Mingsheng
    PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), 2019, : 1149 - 1162
  • [50] Matching Logic: An Alternative to Hoare/Floyd Logic
    Rosu, Grigore
    Ellison, Chucky
    Schulte, Wolfram
    ALGEBRAIC METHODOLOGY AND SOFTWARE TECHNOLOGY, 2011, 6486 : 142 - +