Formal Verification of mCWQ Using Extended Hoare Logic

被引:2
|
作者
Xie, Wanling [1 ]
Zhu, Huibiao [1 ]
Wu, Xi [2 ]
Phan Cong Vinh [3 ]
机构
[1] East China Normal Univ, Sch Comp Sci & Software Engn, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China
[2] Univ Queensland, Sch ITEE, Brisbane, Qld 4072, Australia
[3] Nguyen Tat Thanh Univ, 300A Nguyen Tat Thanh St,Ward 13,Dist 4, Ho Chi Minh City, Vietnam
来源
MOBILE NETWORKS & APPLICATIONS | 2019年 / 24卷 / 01期
基金
中国国家自然科学基金; 新加坡国家研究基金会;
关键词
Hoare logic; Node mobility; mCWQ calculus; WIRELESS SENSOR NETWORKS; AD-HOC; MOBILITY MODELS; CALCULUS; ALGEBRA;
D O I
10.1007/s11036-018-1142-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Node mobility, as one of the most important features of Wireless Sensor Networks (WSNs), may affect the reliability of communication links in the networks, leading to abnormalities and decreasing the quality of service provided by WSNs. The mCWQ calculus (i.e., CWQ calculus with mobility) is recently proposed to capture the feature of node mobility and increase the communication quality of WSNs. In this paper, we present a proof system for the mCWQ calculus to prove its correctness. Our specifications and verifications are based on Hoare Logic. In order to describe the timing of observable actions, we extend the assertion language with primitives. And terminating and non-terminating computations both can be described in our proof system. We also give some examples to illustrate the application of our proof system.
引用
收藏
页码:134 / 144
页数:11
相关论文
共 50 条
  • [31] Formal Verification of Secure Evidence Collection Protocol using BAN Logic and AVISPA
    Yogesh, Patil Rachana
    Satish, Devane R.
    INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND DATA SCIENCE, 2020, 167 : 1334 - 1344
  • [32] FORMAL VERIFICATION OF STATE-MACHINES USING HIGHER-ORDER LOGIC
    LOEWENSTEIN, PN
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 204 - 207
  • [33] Formal Verification of ROS Based Systems Using a Linear Logic Theorem Prover
    Kortik, Sitar
    Shastha, Tejas Kumar
    2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA 2021), 2021, : 9368 - 9374
  • [34] Java']Java+ITP: A Verification Tool Based on Hoare Logic and Algebraic Semantics
    Sasse, Ralf
    Meseguer, Jose
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 176 (04) : 29 - 46
  • [35] Formal Verification of Mixed-Signal Designs Using Extended Affine Arithmetic
    Radojicic, Carna
    Grimm, Christoph
    2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [36] Formal Analysis of Authenticated Key Distribution Protocol Using Extended SVO Logic
    Liu Zhimeng
    Fan Hui
    Feng Yanli
    Zhao Yanli
    PROCEEDINGS OF THE 14TH YOUTH CONFERENCE ON COMMUNICATION, 2009, : 433 - 435
  • [37] THE HOARE LOGIC OF CSP, AND ALL THAT
    LAMPORT, L
    SCHNEIDER, FB
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1984, 6 (02): : 281 - 296
  • [38] Formal Specification and Verification of Industrial Control Logic Components
    Ljungkrantz, Oscar
    Akesson, Knut
    Fabian, Martin
    Yuan, Chengyin
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2010, 7 (03) : 538 - 548
  • [39] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS
    Kapoor, Hemangee K.
    Ma, Jieming
    Krilavicius, Tomas
    Man, Ka Lok
    Lei, Chi-Un
    IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333
  • [40] HOARE LOGIC, EXECUTABLE SPECIFICATIONS, AND LOGIC PROGRAMS
    FUCHS, NE
    STRUCTURED PROGRAMMING, 1992, 13 (03): : 129 - 135