共 50 条
- [31] Formal Verification of Secure Evidence Collection Protocol using BAN Logic and AVISPA INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND DATA SCIENCE, 2020, 167 : 1334 - 1344
- [32] FORMAL VERIFICATION OF STATE-MACHINES USING HIGHER-ORDER LOGIC PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 204 - 207
- [33] Formal Verification of ROS Based Systems Using a Linear Logic Theorem Prover 2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA 2021), 2021, : 9368 - 9374
- [35] Formal Verification of Mixed-Signal Designs Using Extended Affine Arithmetic 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
- [36] Formal Analysis of Authenticated Key Distribution Protocol Using Extended SVO Logic PROCEEDINGS OF THE 14TH YOUTH CONFERENCE ON COMMUNICATION, 2009, : 433 - 435
- [37] THE HOARE LOGIC OF CSP, AND ALL THAT ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1984, 6 (02): : 281 - 296
- [39] FORMAL VERIFICATION AND SYNTHESIS OF NULL CONVENTIONAL LOGIC CIRCUITS IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 7, 2012, : 320 - 333
- [40] HOARE LOGIC, EXECUTABLE SPECIFICATIONS, AND LOGIC PROGRAMS STRUCTURED PROGRAMMING, 1992, 13 (03): : 129 - 135