Numerical study of gold wire bonding process on Cu/Low-k structures

被引:22
|
作者
Viswanath, Akella G. K.
Zhang, Xiaowu
Ganesh, V. P.
Chun, Lu
机构
[1] ASTAR, Inst High Performance Comp, Singapore 117528, Singapore
[2] ASTAR, Inst Microelect, Singapore 117528, Singapore
来源
关键词
Cu/low-k; nonlinear analysis; porous-low-k; wirebond;
D O I
10.1109/TADVP.2006.890213
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A 2-D transient nonlinear finite-element (FE) analysis of thermo sonic wire bonding process on Al-capped Cu/Iow-k structure is carried out to understand the deformations of bond pad and the responses of structure under bond pad. An FE methodology is established that includes the ultrasonic vibration of the capillary and the analysis is studied at the impacting stage of the wire bonding process. The FE framework allowed for the detailed study of stress evolution in the Cu/low-k structure during the process in order to elucidate the evolved stresses due to the deformation behavior of the bond pad. A comparative study between bonding process on Al-capped and Au-capped low-k structures is also conducted. Effect of variation of frictional coefficients, low-k and undoped silicon glass (USG) modulus and bond pad thickness, on low-k layers and bond pad are investigated to observe their mechanical responses. The effect of implementation of porous low-k material is also highlighted and its presence is shown to increase the sinking of bond pad by a considerable amount. Analysis of the FE calculations together with experimental results suggested some optimal parameters for the bonding process.
引用
收藏
页码:448 / 456
页数:9
相关论文
共 50 条
  • [31] Cryokinetic cleaning on Cu/low-k dual damascene structures
    Kirkpatrick, BK
    Williams, EC
    Lavangkul, S
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
  • [32] Assessing the effect of die sealing in Cu/low-k structures
    Kearney, Andrew V.
    Vairagar, Anand V.
    Geisler, Holm
    Zschech, Ehrenfried
    Dauskardt, Reinhold H.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 138 - +
  • [33] Surface preparation challenges with Cu/low-k damascene structures
    Kirkpatrick, B
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
  • [34] Application of high pressure process into Cu/low-k technologies
    Suzuki, K
    Fujikawa, T
    Kawakami, N
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 105 - 107
  • [35] Dynamic analysis of wirebonding process on Cu/low-K wafers
    Yeh, CL
    Lai, YS
    Wu, JD
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 282 - 286
  • [36] CMP Process Development for Cu/low-k with Ru Liner
    Yoon, BoUn
    2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 123 - 123
  • [37] Process-induced damage in Cu and low-k dielectrics
    Gabriel, C
    SOLID STATE TECHNOLOGY, 2000, 43 (09) : 28 - 28
  • [38] Low K CMOS90 2N Gold Wire Bonding Process Development
    Han, Ming-chuan
    Yan, Bei-yue
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 661 - 665
  • [39] Wire Boning Process Failure Risk Estimation of the Cu/low-k Structure using the Transient Finite Element
    Wang, J. Y.
    Yuan, Cadmus C. A.
    Chiang, K. N.
    2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,
  • [40] Development of capillaries for wire bonding of low-k ultra-fine-pitch devices
    Goh, K. S.
    Zhong, Z. W.
    MICROELECTRONIC ENGINEERING, 2006, 83 (10) : 2009 - 2014