共 50 条
- [31] Cryokinetic cleaning on Cu/low-k dual damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
- [32] Assessing the effect of die sealing in Cu/low-k structures PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 138 - +
- [33] Surface preparation challenges with Cu/low-k damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
- [34] Application of high pressure process into Cu/low-k technologies PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 105 - 107
- [35] Dynamic analysis of wirebonding process on Cu/low-K wafers PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 282 - 286
- [36] CMP Process Development for Cu/low-k with Ru Liner 2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 123 - 123
- [38] Low K CMOS90 2N Gold Wire Bonding Process Development 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 661 - 665
- [39] Wire Boning Process Failure Risk Estimation of the Cu/low-k Structure using the Transient Finite Element 2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,