Numerical study of gold wire bonding process on Cu/Low-k structures

被引:22
|
作者
Viswanath, Akella G. K.
Zhang, Xiaowu
Ganesh, V. P.
Chun, Lu
机构
[1] ASTAR, Inst High Performance Comp, Singapore 117528, Singapore
[2] ASTAR, Inst Microelect, Singapore 117528, Singapore
来源
关键词
Cu/low-k; nonlinear analysis; porous-low-k; wirebond;
D O I
10.1109/TADVP.2006.890213
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A 2-D transient nonlinear finite-element (FE) analysis of thermo sonic wire bonding process on Al-capped Cu/Iow-k structure is carried out to understand the deformations of bond pad and the responses of structure under bond pad. An FE methodology is established that includes the ultrasonic vibration of the capillary and the analysis is studied at the impacting stage of the wire bonding process. The FE framework allowed for the detailed study of stress evolution in the Cu/low-k structure during the process in order to elucidate the evolved stresses due to the deformation behavior of the bond pad. A comparative study between bonding process on Al-capped and Au-capped low-k structures is also conducted. Effect of variation of frictional coefficients, low-k and undoped silicon glass (USG) modulus and bond pad thickness, on low-k layers and bond pad are investigated to observe their mechanical responses. The effect of implementation of porous low-k material is also highlighted and its presence is shown to increase the sinking of bond pad by a considerable amount. Analysis of the FE calculations together with experimental results suggested some optimal parameters for the bonding process.
引用
收藏
页码:448 / 456
页数:9
相关论文
共 50 条
  • [1] Challenges of Cu Wire Bonding on Low-k/Cu Wafers with BOA Structures
    Lee, Chu-Chung
    Higgins, Leo M., III
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 342 - 349
  • [2] Computational Modeling and Optimization for Wire Bonding Process on Cu/Low-K Wafers
    Huang, Weidong
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 268 - 276
  • [3] Probing the issues for Cu/low-k wire bonding
    Chylak, B
    Keller, F
    Levine, L
    SOLID STATE TECHNOLOGY, 2004, 47 (04) : 43 - +
  • [4] Low-K wire bonding
    Kim, Yoon-joo
    Kim, Joon-soo
    Chung, Ji-young
    Na, Seok-ho
    Kim, Jin-young
    Kim, Seok-bong
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1616 - +
  • [5] Direct Au and Cu wire bonding on Cu/Low-k BEOL
    Banda, P
    Ho, HM
    Whelan, C
    Lam, W
    Vath, CJ
    Beyne, E
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 344 - 349
  • [6] Modeling and characterization of Cu wire bonding process on silicon chip with 45nm node and Cu/low-k structures
    Che, F. X.
    Wai, Leong Ching
    Zhang, Xiaowu
    Chai, T. C.
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 270 - 275
  • [7] Wire-bonding process development for low-k materials
    Tan, J
    Zhong, ZW
    Ho, HM
    MICROELECTRONIC ENGINEERING, 2005, 81 (01) : 75 - 82
  • [8] Wire bonding of low-k devices
    Zhong, Z. W.
    MICROELECTRONICS INTERNATIONAL, 2008, 25 (03) : 19 - 25
  • [9] Investigation of the mechanical characteristics of the Cu/low-k BEOL under wire bonding process loading
    Yuan, Cadmus C. A.
    Chang, H. M.
    Chiang, K. N.
    JOURNAL OF MECHANICS, 2022, 38 : 539 - 551
  • [10] Gold wire bonding on low-K material - A new challenge for interconnection technology
    Binner, R
    Schopper, A
    Castaneda, J
    29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 13 - 17