Simulated fault injection in quantum circuits with the bubble bit technique

被引:4
|
作者
Udrescu, M [1 ]
Prodan, L [1 ]
Vládutiu, M [1 ]
机构
[1] Univ Politehn Timisoara, Adv Comp Syst & Architectures Lab, Timisoara, Romania
关键词
D O I
10.1007/3-211-27389-1_66
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The simulation of quantum circuits is usually exponential. The Hardware Description Languages methodology is able to isolate the entanglement as source of simulation complexity. However, it was shown that this methodology is not efficient unless the bubble bit technique is employed [1]. In this paper, we present an extension of the HDL-bubble bit simulation methodology, which provides means for simulated fault injection - at the unitary level - in quantum circuits. T e purpose is, just like in classical computer hardware design, to be able to verify the effectiveness of the considered quantum circuit fault tolerance methodologies.
引用
收藏
页码:276 / 279
页数:4
相关论文
共 50 条
  • [1] Using simulated fault injection for fault tolerance assessment of quantum circuits
    Boncalo, Oana
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    Amaricai, Alexandru
    40TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2007, : 213 - +
  • [2] Simulated fault injection for quantum circuits based on simulator commands
    Boncalo, Oana
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    Amaricai, Alexandru
    SACI 2007: 4TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS, PROCEEDINGS, 2007, : 245 - +
  • [3] The bubble bit technique as improvement of HDL-based quantum circuits simulation
    Udrescu, M
    Prodan, L
    Vladutiu, M
    38TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2005, : 217 - 224
  • [4] Assessing quantum circuits reliability with mutant-based simulated fault injection
    Boncalo, Oana
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    Amaricai, Alexandru
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 942 - 945
  • [5] Design of Fault Injection Technique for VLSI Digital Circuits
    Lavanyashree, B. J.
    Jamuna, S.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1601 - 1605
  • [6] Simulated Fault Injection Using Simulator Modification Technique
    Na, Jongwhoa
    Lee, Dongwoo
    ETRI JOURNAL, 2011, 33 (01) : 50 - 59
  • [7] Saboteur-based fault injection for quantum circuits fault tolerance assessment
    Boncalo, Oana
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    Amaricai, Alexandru
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 634 - 640
  • [8] Acceleration of Simulated Fault Injection Using a Checkpoint Forwarding Technique
    Na, Jongwhoa
    Lee, Dongwoo
    ETRI JOURNAL, 2017, 39 (04) : 605 - 613
  • [9] Solid state quantum bit circuits
    Estève, D
    Vion, D
    NANOPHYSICS: COHERENCE AND TRANSPORT, 2005, 81 : 537 - +
  • [10] Asynchronous circuits sensitivity to fault injection
    Monnet, Y
    Renaudin, M
    Leveugle, R
    10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 121 - 126