Extreme scaling with ultra-thin Si channel MOSFETs

被引：0

作者：

Doris, B ^{[1
]}

Ieong, M ^{[1
]}

Kanarsky, T ^{[1
]}

Zhang, Y ^{[1
]}

Roy, RA ^{[1
]}

Dokumaci, O ^{[1
]}

Ren, ZB ^{[1
]}

Jamin, FF ^{[1
]}

Shi, L ^{[1
]}

Natzle, W ^{[1
]}

Huang, HJ ^{[1
]}

Mezzapelle, J ^{[1
]}

Mocuta, T ^{[1
]}

Womack, S ^{[1
]}

Gribelyuk, M ^{[1
]}

Jones, TC ^{[1
]}

Miller, RJ ^{[1
]}

Wong, HSP ^{[1
]}

Haensch, W ^{[1
]}

机构：

[1] IBM Corp, SRDC, Microelect Div, Hopewell Jct, NY 12533 USA

来源：

INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We examine the scaling limits for planar single gate technology using the ultra-thin Si channel MOSFET. Characteristics for extreme scaled. devices with physical gate lengths down to 6nm and SOI channels as thin as 4nm are presented. For the first time, we report ring oscillators with 26nm gate lengths and ultra-thin Si channels.

引用

页码：267 / 270

页数：4

共 50 条

[31] Scaling of lowered source/drain (LSD) and raised source/drain (RSD) ultra-thin body (UTB) SOI MOSFETs
An, X
Huang, R
Zhang, X
Wang, YY
SOLID-STATE ELECTRONICS, 2005, 49 (03) : 479 - 483
[32] Analytical short-channel effect model for ultra-thin SOI MOSFETs including floating body effects
Adan, AO
Fukushima, Y
Higashi, K
Kagisawa, A
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 106 - 107
[33] An improved substrate current model for ultra-thin gate oxide MOSFETs
Yang, LA
Hao, Y
Yu, CL
Han, FY
SOLID-STATE ELECTRONICS, 2006, 50 (03) : 489 - 495
[34] Assessment of charge-induced damage to ultra-thin gate MOSFETs
Krishnan, S
Rangan, S
Hattangady, S
Xing, G
Brennan, K
Rodder, M
Ashok, S
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 445 - 448
[35] Performance of SOI MOSFETs with Ultra-Thin Body and Buried-Oxide
Ohata, A.
Bae, Y.
Cristoloveanu, S.
Fenouillet-Beranger, C.
Perreau, P.
Faynot, O.
ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 247 - 252
[36] SELF-ALIGNED SILICIDE TECHNOLOGY FOR ULTRA-THIN SIMOX MOSFETS
YAMAGUCHI, Y
NISHIMURA, T
AKASAKA, Y
FUJIBAYASHI, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1179 - 1183
[37] Nonparabolicity Effects of The Ultra-thin Body Double-gate MOSFETs
Lou, Haijun
Zhu, Yunxi
Zhang, Lining
Lin, Xinnan
Wu, Jiazhen
Liu, Zhiwei
Wang, Guozeng
Zhang, Yang
Wu, Wen
Zhao, Xiaojin
Wang, Wenping
Wang, Ruonan
Ma, Yong
He, Jin
Chan, Mansun
NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 667 - 670
[38] Experimental Study of Carrier Transport in Ultra-Thin Body GeOI MOSFETs
Lee, C. H.
Nishimura, T.
Tabata, T.
Zhao, D.
Ifuku, R.
Nagashio, K.
Kita, K.
Toriumi, K.
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[39] SIMULATION OF INTERFACE COUPLING EFFECTS IN ULTRA-THIN SILICON ON INSULATOR MOSFETS
HASSEINBEY, A
CRISTOLOVEANU, S
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 1992, 11 (04) : 513 - 517
[40] Experimental evidence of mobility enhancement in short-channel ultra-thin body double-gate MOSFETs
Chaisantikulwat, W.
Mouis, M.
Ghibaudo, G.
Cristoloveanu, S.
Widiez, J.
Vinet, M.
Deleonibus, S.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 367 - +

← 1 2 3 4 5 →