Study on the ESD-Induced Gate-Oxide Breakdown and the Protection Solution in 28nm High-K Metal-Gate CMOS Technology

被引：0
|
作者：
Lin, Chun-Yu [1 ]
Ker, Ming-Dou [2 ]
Chang, Pin-Hsin [2 ]
Wang, Wen-Tai [3 ]
机构：
[1] Natl Taiwan Normal Univ, Dept Elect Engn, Taipei, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30050, Taiwan
[3] Global Unichip Corp, Hsinchu, Taiwan
来源：
2015 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC) | 2015年
关键词：
CMOS; electrostatic discharge (ESD); high-k metal-gate (HKMG); silicon-controlled rectifier (SCR);
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
To protect the IC chips against the electrostatic discharge (ESD) damages in 28nm high-k metal-gate (HKMG) CMOS technology, the ESD protection consideration was studied in this work. The ESD design window was found to be within 1V and 5.1V in 28nm HKMG CMOS technology. An ESD protection device of PMOS with embedded silicon-controlled rectifier (SCR) was investigated to be suitable for ESD protection in such narrow ESD design window.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] A Novel "Hybrid" High-k/Metal Gate Process For 28nm High Performance CMOSFETs
    Lai, C. M.
    Lin, C. T.
    Cheng, L. W.
    Hsu, C. H.
    Tseng, J. T.
    Chiang, T. F.
    Chou, C. H.
    Chen, Y. W.
    Yu, C. H.
    Hsu, S. H.
    Chen, C. G.
    Lee, Z. C.
    Lin, J. F.
    Yang, C. L.
    Ma, G. H.
    Chien, S. C.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 607 - 610
  • [22] Dielectric breakdown in a 45 nm high-k/metal gate process technology
    Prasad, C.
    Agostinelli, M.
    Auth, C.
    Brazier, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Jopling, J.
    Kavalieros, J.
    Kotlyar, R.
    Kuhn, M.
    Kuhn, K.
    Maiz, J.
    McIntyre, B.
    Metz, M.
    Mistry, K.
    Pae, S.
    Rachmady, W.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +
  • [23] Frequency Dependence of NBTI in High-k/Metal-gate Technology
    Hsieh, M. -H.
    Maji, D.
    Huang, Y. -C.
    Yew, T. -Y.
    Wang, W.
    Lee, Y. -H.
    Shih, J. R.
    Wu, K.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [24] Transistor mismatch in 32 nm high-k metal-gate process
    Yuan, X.
    Shimizu, T.
    Mahalingam, U.
    Brown, J. S.
    Habib, K.
    Tekleab, D. G.
    Su, T. -C.
    Satadru, S.
    Olsen, C. M.
    Lee, H.
    Pan, L. -H.
    Hook, T. B.
    Han, J. -P.
    Park, J. -E.
    Na, M. -H.
    Rim, K.
    ELECTRONICS LETTERS, 2010, 46 (10) : 708 - U66
  • [25] Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
    Li, Zhen
    Niu, Guofu
    Liang, Qingqing
    Imura, Kimihiko
    ELECTRONICS, 2015, 4 (03): : 614 - 622
  • [26] 45nm high-k/metal-gate CMOS technology for GPU/NPU applications with highest PFET performance
    Huang, H. T.
    Liu, Y. C.
    Hou, Y. T.
    Chen, R. C-J
    Lee, C. H.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Guo, W. H.
    Yang, W. C.
    Perng, T. H.
    Shen, J. J.
    Yasuda, Y.
    Goto, K.
    Chen, C. C.
    Huang, K. T.
    Chuang, H.
    Diaz, C. H.
    Liang, M. S.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 285 - 288
  • [27] The Understanding of Breakdown Path in Both High-k Metal-Gate CMOS and Resistance RAM by the RTN Measurement
    Chung, Steve S.
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 428 - 431
  • [28] Gate Engineering to Improve Effective Resistance of 28-nm High-k Metal Gate CMOS Devices
    Jeong, JinHyuk
    Lee, Ho
    Kang, DongHae
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 259 - 264
  • [29] Cost-Effective 28-nm LSTP CMOS using Gate-First Metal Gate/High-k Technology
    Tomimatsu, T.
    Goto, Y.
    Kato, H.
    Amma, M.
    Igarashi, M.
    Kusakabe, Y.
    Takeuchi, M.
    Ohbayashi, S.
    Sakashita, S.
    Kawahara, T.
    Mizutani, M.
    Inoue, M.
    Sawada, M.
    Kawasaki, Y.
    Yamanari, S.
    Miyagawa, Y.
    Takeshima, Y.
    Yamamoto, Y.
    Endo, S.
    Hayashi, T.
    Nishida, Y.
    Horita, K.
    Yamashita, T.
    Oda, H.
    Tsukamoto, K.
    Inoue, Y.
    Fujimoto, H.
    Sato, Y.
    Yamashita, K.
    Mitsuhashi, R.
    Matsuyama, S.
    Moriyama, Y.
    Nakanishi, K.
    Noda, T.
    Sahara, Y.
    Koike, N.
    Hirase, J.
    Yamada, T.
    Ogawa, H.
    Ogura, M.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 36 - +
  • [30] 32nm Gate-First High-k/Metal-Gate Technology for High Performance Low Power Applications
    Diaz, C. H.
    Goto, K.
    Huang, H. T.
    Yasuda, Yuri
    Tsao, C. P.
    Chu, T. T.
    Lu, W. T.
    Chang, Vincent
    Hou, Y. T.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Lin, K. C.
    Ng, J. A.
    Yang, W. C.
    Chen, C. H.
    Peng, Y. H.
    Chen , C. J.
    Chen, C. C.
    Yu, M. H.
    Yeh, L. Y.
    You, K. S.
    Chen, K. S.
    Thei, K. B.
    Lee, C. H.
    Yang, S. H.
    Cheng, J. Y.
    Huang, K. T.
    Liaw, J. J.
    Ku, Y.
    Jang, S. M.
    Chuang, H.
    Liang, M. S.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 629 - 632
12345