A Scalable Virtual memory system based on decentralization for many-cores

被引:3
|
作者
Cai, Miao [1 ]
Zhang, Diming [2 ]
Huang, Hao [1 ]
机构
[1] Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Jiangsu, Peoples R China
[2] Jiangsu Univ Sci & Technol, Zhenjiang, Jiangsu, Peoples R China
关键词
Virtual memory system; Scalability; Many-core; RECLAMATION; LOCK;
D O I
10.1016/j.sysarc.2020.101803
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Traditional centralized virtual memory system design encounters severe scalability problems, which impede the multithreaded applications' performance increment on many-core systems. In this paper, we propose a decentralized system model to scale the VM systems for many-cores. Our model improves system parallelism by avoiding resource sharing and minimizing state coordination. By applying the model, we build a novel scalable virtual memory system called MEDusAVM +. MEDusAVM + presents a decentralized system architecture, which avoids resource conflicts or cache line contention among processors or threads. Furthermore, MEDusAVM + provides a scalable address space by incorporating decentralized VM space management and a hybrid page table design. Critical system services and internal system operations, such as TLB coherence, are also fully optimized to maximize the system parallelism. Our prototype system is implemented based on the Linux kernel 4.4.0 and glibc 2.23. Experimental results evaluated on a 72-core machine demonstrate that MEDusAVM + scales much better than the state-of-the-art systems and decreases the memory consumption by up to 27 x compared with current approaches. For microbenchmark experiments, MEDusAVM + achieves nearly linear performance speedup. When evaluated with multithreaded applications, MEDusAVM + also outperforms other systems by up to a factor of 4.5 x.
引用
收藏
页数:15
相关论文
共 50 条
  • [31] Task Scheduling for Many-Cores with S-NUCA Caches
    Pathania, Anuj
    Henkel, Joerg
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 557 - 562
  • [32] Secure Network Interface for Protecting IO Communication in Many-cores
    Comaru, Gustavo
    Faccenda, Rafael Follmann
    Caimi, Luciano Lores
    Moraes, Fernando Gehm
    2023 36TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI, 2023, : 77 - 82
  • [33] KTS: a real-time mapping algorithm for NoC-based many-cores
    Audrey Queudet
    Nadine Abdallah
    Maryline Chetto
    The Journal of Supercomputing, 2017, 73 : 3635 - 3651
  • [34] Parallel programming models for heterogeneous many-cores: a comprehensive survey
    Jianbin Fang
    Chun Huang
    Tao Tang
    Zheng Wang
    CCF Transactions on High Performance Computing, 2020, 2 : 382 - 400
  • [35] A Hierarchical Distributed Runtime Resource Management Scheme for NoC-Based Many-Cores
    Tsoutsouras, Vasileios
    Anagnostopoulos, Iraklis
    Masouros, Dimosthenis
    Soudris, Dimitrios
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (03)
  • [36] Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores
    Rapp, Martin
    Salamin, Sami
    Amrouch, Hussam
    Pahwa, Girish
    Chauhan, Yogesh
    Henkel, Joerg
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [37] QoS-Aware Stochastic Power Management for Many-Cores
    Pathania, Anuj
    Khdr, Heba
    Shafique, Muhammad
    Mitra, Tulika
    Henkel, Joerg
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [38] Dynamic Mapping for Many-cores using Management Application Organization
    Dalzotto, Angelo Elias
    Ruaro, Marcelo
    Erthal, Leonardo Vian
    Moraes, Fernando Gehm
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [39] A performance prediction for automatic placement of heterogeneous workloads on many-cores
    Benoit, Nicolas
    Louise, Stephane
    2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 159 - 166
  • [40] ARMLang: A Language and Compiler for Programming Reconfigurable Mesh Many-cores
    Giefers, Heiner
    Platzner, Marco
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2813 - 2820