Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch

被引:45
|
作者
Srivastava, Viranjay M. [1 ]
Yadav, K. S. [2 ]
Singh, G. [1 ]
机构
[1] Jaypee Univ Informat Technol, Dept Elect & Commun Engn, Solan 173234, Himachal Prades, India
[2] Cent Elect Engn Res Inst, VLSI Design Grp, Pilani 333031, Rajasthan, India
关键词
DP4T switch; Radio frequency; RF switch; Double-gate MOSFET; CMOS switch; Symmetric gate configuration; VLSI; VOLUME INVERSION; THRESHOLD VOLTAGE; CMOS; MODEL; IMPACT; DEVICE;
D O I
10.1016/j.mejo.2010.12.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have designed a double-gate MOSFET and compared its performance parameters with the single-gate MOSFET as RF CMOS switch, particularly the double-pole four-throw (DP4T) switch, for the wireless telecommunication systems. A double-gate radio-frequency complementary metal-oxide-semiconductor (DG RF CMOS) switch operating at the frequency of microwave range is investigated. This RF switch is capable to select the data streams from antennas for both the transmitting and receiving processes. We emphasize on the basics of the circuit elements (such as drain current, threshold voltage, resonant frequency, resistances at switch ON condition, capacitances, and switching speed) required for the integrated circuit of the radio frequency sub-system of the DG RF CMOS switch and the role of these basic circuit elements are also discussed. These properties presented in the switches due to the double-gate MOSFET and single-gate MOSFET have been discussed. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:527 / 534
页数:8
相关论文
共 50 条
  • [31] The potential and the drawbacks of underlap single-gate ultrathin SOI MOSFET
    Yoshioka, Yoshimasa
    Hamada, Mitsuo
    Omura, Yasuhisa
    Technology Reports of Kansai University, 2008, 50 : 17 - 27
  • [32] Short-channel single-gate SOI MOSFET model
    Suzuki, K
    Pidin, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1297 - 1305
  • [33] Symmetric linearization method for double-gate and surrounding-gate MOSFET models
    Dessai, Gajanan
    Dey, Aritra
    Gildenblat, Gennady
    Smit, Geert D. J.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 548 - 556
  • [34] Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1284 - 1291
  • [35] Metal gate electrode, channel and gate oxide engineering to improve DC and analog/RF performance of double-gate MOSFET for high-speed applications
    Sanjay
    Prasad, B.
    Vohra, Anil
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):
  • [36] Design Optimization of High-k Dielectric Based Double-Gate MOSFET and It's Performance
    Srivastava, Viranjay M.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [37] Metal gate electrode, channel and gate oxide engineering to improve DC and analog/RF performance of double-gate MOSFET for high-speed applications
    B. Sanjay
    Anil Prasad
    Applied Physics A, 2020, 126
  • [38] Derivative Superposition Numerical Method for Double-Gate MOSFET Transistor Application to RF Mixer
    Zhu, Haifeng
    Huang, Shuai
    Shi, Min
    Zhang, Wei
    Sun, Ling
    He, Lin
    Zhu, Xiaoan
    Wang, Cheng
    He, Xiaomeng
    Liang, Hailang
    He, Qingxing
    Du, Caixia
    He, Jin
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2014, 11 (09) : 1914 - 1918
  • [39] Impact of Lateral Straggle on the Analog/RF Performance of Asymmetric Gate Stack Double Gate MOSFET
    Sivaram, Gollamudi Sai
    Chakraborty, Shramana
    Das, Rahul
    Dasgupta, Arpan
    Kundu, Atanu
    Sarkar, Chandan K.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 477 - 488
  • [40] Performance Comparison of Stacked Dual-Metal Gate Engineered Cylindrical Surrounding Double-Gate MOSFET
    Dargar, Abha
    Srivastava, Viranjay M.
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2021, 67 (01) : 29 - 34