A clock circuit for high speed and high resolution pipeline ADC

被引：0

作者：

Zhang, Yong ^{[1
]}

Li, Yaling ^{[1
]}

Li, Ting ^{[1
]}

机构：

[1] Sichuan Inst Solid State Circuits, Econ & Technol Dev Zone, 14 Huayuan Rd, Chongqing 400060, Peoples R China

来源：

2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2014年

关键词：

ADC; pipeline; jitter; duty cycle stabilizer;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A clock circuit for high speed and high resolution pipelined analog-to-digital conversion is presented. Double duty cycle stabilizers are proposed in the clock circuit, easing the first stage residue amplifier design; A new design method that minimizes the sampling clock jitter is applied in input clock preamplifier.

引用

页数：2

共 50 条

[1] A High Performance Track and Hold Circuit for High-Resolution High-Speed ADC
Hua Cai and Ping Li School of Microelectronics and Solid-State Electronics
JournalofElectronicScienceandTechnology, 2011, 9 (03) : 216 - 220
[2] A fast and accurate calibration method for high-speed high-resolution pipeline ADC
Li, XP
Bugeja, AR
Ismail, M
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 800 - 803
[3] High Spectral Purity Clock for High Speed ADC and DAC
Metri, Pramod C.
Hari, Susarla
2023 IEEE WIRELESS ANTENNA AND MICROWAVE SYMPOSIUM, WAMS, 2023,
[4] The application of dither in high speed and high resolution ADC
Zhang, QM
An, Q
Wu, YB
Lin, SB
Wang, YF
PROCEEDINGS OF THE 3RD WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-5, 2000, : 2723 - 2727
[5] High speed and high resolution WTA circuit
Vlassis, S
Siskos, S
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 224 - 227
[6] A LOW OFFSET HIGH SPEED COMPARATOR FOR PIPELINE ADC
Zhu, Zhangming
Wu, Hongbing
Yu, Guangwen
Li, Yanhong
Liu, Lianxi
Yang, Yintang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
[7] MDAC Design for 1.5-bit Pipeline Stage of High-Speed High-Resolution ADC
Zhang Guo-min
Yin Yong-sheng
Deng Hong-hui
2ND IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER CONTROL (ICACC 2010), VOL. 1, 2010, : 456 - 459
[8] Low Jitter Clock Driver for High-performance Pipeline ADC
Chen, Yun
Fan, Chaojie
Zhou, Jianjun
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[9] Design and error analysis of a OTA for high speed pipeline ADC
Yang, Junfeng
Li, Zheying
2013 5TH IEEE INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS (MAPE), 2013, : 679 - 683
[10] Evolutions of SAR ADC: from High Resolution to High Speed Regime
Chen, Mike Shuo-Wei
2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,

← 1 2 3 4 5 →