Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates

被引：8

作者：

Rahmati, Maryam ^{[1
]}

Houshmand, Monireh ^{[1
]}

Kaffashian, Masoud Houshmand ^{[2
]}

机构：

[1] Imam Reza Int Univ, Dept Elect Engn, Mashhad, Iran

[2] Payame E Noor Univ, Dept Elect Engn, Mashhad, Iran

来源：

JOURNAL OF COMPUTATIONAL ELECTRONICS | 2017年 / 16卷 / 03期

关键词：

Reversible circuit; Carry-look-ahead adder; Quantum cost; Garbage output; Constant input; CIRCUITS; LOGIC;

D O I：

10.1007/s10825-017-1031-6

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Reversible logic has received great attention in recent years due to its ability to reduce power consumption. Reversible logic improves energy efficiency, velocity of nano-circuits and the portability. We can construct irreversible circuits using reversible gates. Adders are one of the most important elements of digital circuits. Among all different types of adders, carry-look-ahead adder is the fastest. This paper presents new designs of a reversible carry-look-ahead adder with better performance compared to the existing designs, then using 2's complement method, a reversible carry/borrow look-ahead adder/subtractor is designed. The proposed designs are simulated by VHDL, and the results are compared to the existing designs.

引用

页码：856 / 866

页数：11

共 50 条

[41] Design of high speed multiplier using Modified Booth Algorithm with hybrid carry look-ahead adder
Balakumaran, R.
Prabhu, E.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[42] Design and Analysis of 8-Bit Carry Look-Ahead Adder Using CMOS and ECRL Technology
Ameta, Shilpa
Maurya, Vijendra
Hussain, Ashik
Agrawal, Navneet
AMBIENT COMMUNICATIONS AND COMPUTER SYSTEMS, RACCCS 2017, 2018, 696 : 53 - 67
[43] Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder
Muralidharan, V
Kumar, N. Sathish
MICROPROCESSORS AND MICROSYSTEMS, 2020, 75
[44] Demonstration of an 8-bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells
Kawaguchi, Takahiro
Tanaka, Masamitsu
Takagi, Kazuyoshi
Takagi, Naofumi
2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
[45] High-speed and energy-efficient asynchronous carry look-ahead adder
Balasubramanian, Padmanabhan
Liu, Weichen
PLOS ONE, 2023, 18 (10):
[46] A Low-Cost Fault-Tolerant Technique for Carry Look-Ahead Adder
Namazi, Alireza
Sedaghat, Yasser
Miremadi, Seyed Ghassem
Ejlali, Alireza
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 217 - 222
[47] Fault Tolerant Reversible Logic Synthesis: Carry Look-Ahead and Carry-Skip Adders
Islam, Md. Saiful
Rahman, Muhammad Mahbubur
Begum, Zerina
Hafiz, Mohd. Zulfiquar
2009 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTATIONAL TOOLS FOR ENGINEERING APPLICATIONS, 2009, : 396 - +
[48] Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology
Al Share, Abdelsalam
Al-Khaleel, Osama
Zghoul, Fadi Nessir
Al-Khaleel, Mohammad
Papachristou, Chris
IEEE ACCESS, 2025, 13 : 29361 - 29374
[49] Fault-tolerant carry look-ahead adder architectures robust to multiple simultaneous errors
Valinataj, Mojtaba
MICROELECTRONICS RELIABILITY, 2015, 55 (12) : 2845 - 2857
[50] Slowing the None-Critical Path to Improve Carry Look-Ahead Adder Power Dissipation
Nyathi, Jabulani
Mutumba, Abubaker
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 890 - 893

← 1 2 3 4 5 →