Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates

被引：8

作者：

Rahmati, Maryam ^{[1
]}

Houshmand, Monireh ^{[1
]}

Kaffashian, Masoud Houshmand ^{[2
]}

机构：

[1] Imam Reza Int Univ, Dept Elect Engn, Mashhad, Iran

[2] Payame E Noor Univ, Dept Elect Engn, Mashhad, Iran

来源：

JOURNAL OF COMPUTATIONAL ELECTRONICS | 2017年 / 16卷 / 03期

关键词：

Reversible circuit; Carry-look-ahead adder; Quantum cost; Garbage output; Constant input; CIRCUITS; LOGIC;

D O I：

10.1007/s10825-017-1031-6

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Reversible logic has received great attention in recent years due to its ability to reduce power consumption. Reversible logic improves energy efficiency, velocity of nano-circuits and the portability. We can construct irreversible circuits using reversible gates. Adders are one of the most important elements of digital circuits. Among all different types of adders, carry-look-ahead adder is the fastest. This paper presents new designs of a reversible carry-look-ahead adder with better performance compared to the existing designs, then using 2's complement method, a reversible carry/borrow look-ahead adder/subtractor is designed. The proposed designs are simulated by VHDL, and the results are compared to the existing designs.

引用

页码：856 / 866

页数：11

共 50 条

[31] Adiabatic carry look-ahead adder with efficient power clock generator
Mahmoodi-Meimand, H
Afzali-Kusha, A
Nourani, M
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (05): : 229 - 234
[32] A Low-Cost Carry Look-Ahead Adder for Flying-Adder Frequency Synthesizer
Chen, Pao-Lung
2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 365 - 366
[33] A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates
Panahi, Mohammad Mehdi
Hashemipour, Omid
Navi, Keivan
INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 353 - 361
[34] Ternary multiplication circuits using 4-input adder cells and carry look-ahead
Herrfeld, A
Hentschke, S
1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 174 - 179
[35] Ternary multiplication circuits using 4-input adder cells and carry look-ahead
Herrfeld, Andreas
Hentschke, Siegbert
Proceedings of The International Symposium on Multiple-Valued Logic, 1999, : 174 - 179
[36] DESIGN OF COMPACT STATIC CMOS CARRY LOOK-AHEAD ADDER USING RECURSIVE OUTPUT PROPERTY
LEE, YT
PARK, IC
KYUNG, CM
ELECTRONICS LETTERS, 1993, 29 (09) : 794 - 796
[37] VLSI Implementation of Reduced Resource Allocation for Modified Carry Look-Ahead Adder
Saptalakar, Bairu K.
Saptalakar, Shrinivas K.
Navalagund, S. S.
Latte, Mrityunjaya V.
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 559 - 564
[38] High-Speed and Energy-Efficient Carry Look-Ahead Adder
Balasubramanian, Padmanabhan
Mastorakis, Nikos E.
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (03)
[39] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates
Thapliyal H.
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
[40] A 64-bit carry look ahead adder using pass transistor BiCMOS gates
Ueda, K
Suzuki, H
Suda, K
Shinohara, H
Mashiko, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 810 - 818

← 1 2 3 4 5 →