Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates

被引：8

作者：

Rahmati, Maryam ^{[1
]}

Houshmand, Monireh ^{[1
]}

Kaffashian, Masoud Houshmand ^{[2
]}

机构：

[1] Imam Reza Int Univ, Dept Elect Engn, Mashhad, Iran

[2] Payame E Noor Univ, Dept Elect Engn, Mashhad, Iran

来源：

JOURNAL OF COMPUTATIONAL ELECTRONICS | 2017年 / 16卷 / 03期

关键词：

Reversible circuit; Carry-look-ahead adder; Quantum cost; Garbage output; Constant input; CIRCUITS; LOGIC;

D O I：

10.1007/s10825-017-1031-6

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Reversible logic has received great attention in recent years due to its ability to reduce power consumption. Reversible logic improves energy efficiency, velocity of nano-circuits and the portability. We can construct irreversible circuits using reversible gates. Adders are one of the most important elements of digital circuits. Among all different types of adders, carry-look-ahead adder is the fastest. This paper presents new designs of a reversible carry-look-ahead adder with better performance compared to the existing designs, then using 2's complement method, a reversible carry/borrow look-ahead adder/subtractor is designed. The proposed designs are simulated by VHDL, and the results are compared to the existing designs.

引用

页码：856 / 866

页数：11

共 50 条

[1] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
Maryam Rahmati
Monireh Houshmand
Masoud Houshmand Kaffashian
Journal of Computational Electronics, 2017, 16 : 856 - 866
[2] Design of novel reversible carry look-ahead BCD subtractor
Thapliyal, Himanshu
Gupta, Sumedha K.
ICIT 2006: 9TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2006, : 253 - +
[3] A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry
Khan, Mozammel H. A.
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1113 - 1121
[4] A Carry Look-ahead Adder Designed by Reversible Logic
Wang, Junchao
Choi, Ken
2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 216 - 217
[5] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic
Tiwari, Kanchan
Khopade, Amar
Jadhav, Pankaj
TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
[6] A reversible carry-look-ahead adder using control gates
Desoete, B
De Vos, A
INTEGRATION-THE VLSI JOURNAL, 2002, 33 (1-2) : 89 - 104
[7] Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder
Department of Computer Science and Engineering, University of South Florida, United States
不详
不详
Thapliyal, H. (hthapliy@cse.usf.edu), 1600, Springer Verlag (7420):
[8] Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming
Lisa, Nusrat Jahan
Babu, Hafiz Md. Hasan
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 238 - 243
[9] PIPELINED CARRY LOOK-AHEAD ADDER
CRAWLEY, DG
AMARATUNGA, GAJ
ELECTRONICS LETTERS, 1986, 22 (12) : 661 - 662
[10] VARIANTS OF AN IMPROVED CARRY LOOK-AHEAD ADDER
DORAN, RW
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1110 - 1113

← 1 2 3 4 5 →