共 27 条
- [21] A low power all-digital frequency locked loop with resource-efficient fre-quency detector and hysteresis lock detector IEICE ELECTRONICS EXPRESS, 2024, 21 (20):
- [22] An Ultra-Low-Power 2.4 GHz All-Digital Phase-Locked Loop With Injection-Locked Frequency Multiplier and Continuous Frequency Tracking IEEE ACCESS, 2021, 9 : 152984 - 152992
- [23] An Ultra-Low Power, Fully Integrated Wake-Up Receiver and Digital Baseband with All-Digital Impairment Correction and-92.4dBm Sensitivity for 802.11ba 2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C80 - C81
- [24] Multi-band, Multi-mode, Low-power CMOS Receiver Front-end for Sub-GHz ISM/SRD Band with Narrow Channel Spacing 2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
- [25] A Low-Power and Energy-Efficient D-Band CMOS Four-Channel Receiver with Integrated LO Generation for Digital Beamforming Arrays ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 489 - 492
- [26] A Near-Threshold Cell-Based All-Digital PLL with Hierarchical Band-Selection G-DCO for Fast Lock-In and Low-Power Applications IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (08): : 882 - 891
- [27] A 128b AES Engine with Higher Resistance to Power and Electromagnetic Side-Channel Attacks Enabled by a Security-Aware Integrated All-Digital Low-Dropout Regulator 2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 404 - +