IMPLEMENTING THE DESIGN OF MAGNETIC FLIP-FLOP BASED ON SWAPPED MOS DESIGN

被引:0
|
作者
Gangalakshmi, S. [1 ]
Banu, A. Khathija [2 ]
Kumar, R. Harish [3 ]
机构
[1] NPRCET, VLSI Design, Dindigul, Tamil Nadu, India
[2] NPRCET, ECE, Dindigul, Tamil Nadu, India
[3] Karpagam Coll Engn, ECE, Coimbatore, Tamil Nadu, India
关键词
Magnetic flip-flop; STT-MRAM; Swapped MOS design; LEAKAGE CURRENT; POWER; ARCHITECTURE; CIRCUIT; MEMORY; MRAM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flip-flops are used as data storage elements for storing its states. Non-volatile may retain stored information even without power. In this proposed, a power-efficient Magnetic Flip-flop design architecture is implemented to reduce high write energy which required at the time of computing purpose and reduces leakage power. The design is based on multi-threshold swapped MOS design using CMOS technology which reduces writing energy and time. The CMOS technology provides less noise ratio during the design. Thus the proposed method achieves lower power consumption and reduced writing energy and its time.
引用
收藏
页码:987 / 989
页数:3
相关论文
共 50 条
  • [21] Design of Multi-valued Double-edge-triggered JK Flip-flop Based on Neuron MOS Transistor
    Zhang, Yuejun
    Wang, Pengjun
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 58 - 61
  • [22] Design and simulation of a compact graphene-based plasmonic D flip-flop
    Bagheri, F.
    Soroosh, M.
    Haddadan, F.
    Seifi-Kavian, Y.
    OPTICS AND LASER TECHNOLOGY, 2022, 155
  • [23] DESIGN OF LOW POWER DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP
    Kasiselvanathan, M.
    Saranya, P.
    Lakshmi, A. Seetha
    Sivasakthi, S.
    SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 233 - 236
  • [24] Ultra-Low Power Subthreshold Flip-Flop Design
    Fisher, Sagi
    Teman, Adam
    Vaysman, Dmitry
    Gertsman, Alexander
    Yadid-Pecht, Orly
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
  • [25] Selective Flip-Flop Optimization for Reliable Digital Circuit Design
    Golanbari, Mohammad Saber
    Kiamehr, Saman
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1484 - 1497
  • [26] A dynamic logic circuit embedded flip-flop for asic design
    Hirairi, K
    Kosaka, H
    Moriki, K
    Keino, K
    Onuma, K
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 21 - 24
  • [27] Flip-Flop Design Using Novel Pulse Generation Technique
    Moradi, Farshad
    Wisland, Dag
    Madsen, Jens Kargaard
    Mahmoodi, Hamid
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 685 - 688
  • [28] Towards Nonvolatile Spintronic Quaternary Flip-Flop and Register Design
    BahmanAbadi, Motahareh
    Amirany, Abdolah
    Moaiyeri, Mohammad Hossein
    Jafari, Kian
    SPIN, 2023, 13 (03)
  • [29] Shift Register Design Using Two Bit Flip-Flop
    Sharma, Shefali
    Kaushal, Bipan
    2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [30] A Novel Flip-Flop Design for Low Power Clocking System
    Noble, G.
    Sakthivel, S. M.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 627 - 631