On removing redundant faults in synchronous sequential circuits

被引：0

作者：

Lin, XJ ^{[1
]}

Pomeranz, I ^{[1
]}

Reddy, SM ^{[1
]}

机构：

[1] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA

来源：

16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/VTEST.1998.670865

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We describe a time-efficient procedure for removing sequentially redundant faults from synchronous sequential circuits with synchronizing sequences. We use properties of redundant faults and propose several methods to identify subsets of redundant faults that can be removed simultaneously from the circuit. By removing several redundant faults simultaneously, the number of repetitions of the test generation procedure invoiced to identify redundant faults is reduced. Experimental results presented in this work demonstrate the effectiveness of the proposed removal procedure.

引用

页码：168 / 175

页数：8

共 50 条

[1] On finding undetectable and redundant faults in synchronous sequential circuits
Lin, XJ
Pomeranz, I
Reddy, SM
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 498 - 503
[2] On redundant path delay faults in synchronous sequential circuits
Tekumalla, RC
Menon, PR
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 277 - 282
[3] New procedures for identifying undetectable and redundant faults in synchronous sequential circuits
Reddy, Sudhakar M.
Pomeranz, Irith
Lin, Xijiang
Basturkmen, Nadir Z.
Proceedings of the IEEE VLSI Test Symposium, 1999, : 275 - 281
[4] Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits
Chen, G
Reddy, SA
Pomeranz, I
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 36 - 41
[5] New procedures for identifying undetectable and redundant faults in synchronous sequential circuits
Reddy, SM
Pomeranz, I
Lin, XJ
Basturkmen, NZ
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 275 - 281
[6] On masking of redundant faults in synchronous sequential circuits with design-for-testability logic
Pomeranz, I
Reddy, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 288 - 294
[7] On generating tests that avoid the detection of redundant faults in synchronous sequential circuits with full scan
Pomeranz, I
Reddy, SM
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 491 - 495
[8] On the detection of reset faults in synchronous sequential circuits
Pomeranz, I
Reddy, SM
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 470 - 474
[9] CLASSIFICATION OF FAULTS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
POMERANZ, I
REDDY, SM
IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1066 - 1077
[10] Partially detectable faults in synchronous sequential circuits
Dawoud, DS
AFRICON '96 - 1996 IEEE AFRICON : 4TH AFRICON CONFERENCE IN AFRICA, VOLS I & II: ELECTRICAL ENERGY TECHNOLOGY; COMMUNICATION SYSTEMS; HUMAN RESOURCES, 1996, : 795 - 800

← 1 2 3 4 5 →