A study of high-frequency bandpass delta-sigma transmitter architectures

被引:0
|
作者
Demirel, Nejdat [1 ]
Kerherve, Eric [1 ]
Negra, Renato [2 ]
Gliannouchi, Fadhel M. [2 ]
机构
[1] Bordeaux Univ, IXL Microelect Lab, F-33405 Talence, France
[2] Univ Calgary, iRadio Lab, Calgary, AB, Canada
关键词
D O I
10.1109/ICECS.2006.379635
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel architecture to realise a highly-efricient and linear bandpass (BP) delta-sigma (Delta Sigma) transmitter. The novel transmitter topology takes advantage of the fact that nowadays digital signals are in-phase (I) and quadrature (Q) modulated. Instead of using the combined signal, the proposed architecture processes the RF I and Q signals in two separate branches and combines them only prior transmission over the antenna. Doing so has several benefits in regard to practical implementation since the signal bandwidths in the proposed system are narrower than in the conventional architecture. Simulations of such a transmitter using GaAs FETs highlights the potential of the novel RF I/Q BP Delta Sigma. architecture as it features high-linearity as well as better signal-to-noise ratio than the conventional topology.
引用
收藏
页码:1117 / +
页数:2
相关论文
共 50 条
  • [41] A bipolar sampled-data bandpass delta-sigma A/D modulator
    Varelas, T
    Bazarjani, SS
    Snelgrove, WM
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 205 - 208
  • [42] Tunable Mismatch Shaping for Quadrature Bandpass Delta-Sigma Data Converters
    Akram, Waqas
    Swartzlander, Earl E., Jr.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 65 (02): : 199 - 210
  • [43] Continuous-Time Bandpass Delta-Sigma Modulators and Bitstream Processing
    Flynn, Michael P.
    Jeong, Jaehun
    Jang, Sunmin
    Chae, Hyungil
    Weyer, Daniel
    Lu, Rundao
    Bell, John
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [44] A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration
    Huang, Mo
    Chen, Dihu
    Guo, Jianping
    Ye, Hui
    Xu, Ken
    Liang, Xiaofeng
    Lu, Yan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (07) : 1716 - 1725
  • [46] MULTIPLIER OF DELTA-SIGMA SEQUENCES OF THE SAME CLOCK FREQUENCY
    LAGOYANNIS, D
    GEORGOUDIS, EC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1984, 57 (03) : 423 - 427
  • [47] Delta-sigma modulation in direct digital frequency synthesis
    Yang, Dayu
    Ni, Weining
    Dai, Foster F.
    Shi, Yin
    Jaeger, Richard C.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 523 - 526
  • [48] Delta-Sigma Modulation for Direct Digital Frequency Synthesis
    Yang, Dayu
    Dai, Fa Foster
    Ni, Weining
    Yin, Shi
    Jaeger, Richard C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (06) : 793 - 802
  • [49] Efficient architectures for time-interleaved oversampling delta-sigma converters
    Kozak, M
    Karaman, M
    Kale, I
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (08): : 802 - 810
  • [50] Fine Time Resolution TDC Architectures -Integral and Delta-Sigma Types
    Kobayashi, Haruo
    Machida, Kosuke
    Sasaki, Yuto
    Osawa, Yusuke
    Zhang, Pengfei
    Sha, Lei
    Ozawa, Yuki
    Kuwana, Anna
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,