An Inverter Layout Technique for Propagation Delay Minimization

被引：0

作者：

Yu, Ji-Hak ^{[1
,2
]}

Kwon, Chan-Keun ^{[2
]}

Moon, Junil ^{[2
]}

Kim, Soo-Won ^{[2
]}

机构：

[1] Samsung Elect Co Ltd, Seoul, South Korea

[2] Korea Univ, Dept Elect & Comp Engn, Seoul, South Korea

来源：

2015 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE) | 2015年

关键词：

Propagation delay; layout; inverter; ring oscillator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through various cases of inverter layout, the change in the propagation delay time (tPD) in the ring oscillator that consists of inverters can be analyzed. In this paper, an inverter layout technique for tPD minimization is presented. Through the case-by-case layout, to reduce the tPD, we propose that layout engineers should reduce the input and output node length. The proposed technique post-simulated in a 0.18um CMOS process achieves maximum 7.318% reduced tPD compared to the basic inverter layout.

引用

页数：2

共 50 条

[31] OPTIMUM CLUSTERING FOR DELAY MINIMIZATION
RAJARAMAN, R
WONG, DF
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1490 - 1495
[32] Delay minimization in a multicasting tree
Zhou, PF
Yang, OWW
IEICE TRANSACTIONS ON COMMUNICATIONS, 1997, E80B (02) : 301 - 306
[33] Delay minimization based uplink resource allocation for device-to-device communications considering mmWave propagation
Ferreira, Marcus V. G.
Teles Vieira, Flavio Henrique
PEERJ COMPUTER SCIENCE, 2021,
[34] Delay minimization based uplink resource allocation for device-to-device communications considering mmWave propagation
Ferreira M.V.G.
Vieira F.H.T.
PeerJ Computer Science, 2021, 7
[35] AN IMPROVED PROPAGATION-DELAY-TIME FORMULA FOR THE SUB-MICRON N-MOS INVERTER
WU, CY
SOLID-STATE ELECTRONICS, 1989, 32 (06) : 503 - 505
[36] Design of Dual PWM Inverter for Harmonic Minimization
Liu Fang
Zhao Qiaoe
Zhu Yanfang
Wu Xiaodong
2016 CHINA INTERNATIONAL CONFERENCE ON ELECTRICITY DISTRIBUTION (CICED), 2016,
[37] Signal integrity and propagation delay analysis using FDTD technique for VLSI interconnects
Sharma, Devendra Kumar
Kaushik, Brajesh Kumar
Sharma, R. K.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 300 - 306
[38] Signal integrity and propagation delay analysis using FDTD technique for VLSI interconnects
Devendra Kumar Sharma
Brajesh Kumar Kaushik
R. K. Sharma
Journal of Computational Electronics, 2014, 13 : 300 - 306
[39] Comparing Delay Minimization and Emissions Minimization in the Network Design Problem
Ferguson, Erin M.
Duthie, Jennifer
Waller, S. Travis
COMPUTER-AIDED CIVIL AND INFRASTRUCTURE ENGINEERING, 2012, 27 (04) : 288 - 302
[40] The layout design language: A technique for generating layout plans
Grimsdale, RL
Chang, CW
COMPUTER GRAPHICS FORUM, 1996, 15 (02) : 97 - 106

← 1 2 3 4 5 →