An Inverter Layout Technique for Propagation Delay Minimization

被引：0

作者：

Yu, Ji-Hak ^{[1
,2
]}

Kwon, Chan-Keun ^{[2
]}

Moon, Junil ^{[2
]}

Kim, Soo-Won ^{[2
]}

机构：

[1] Samsung Elect Co Ltd, Seoul, South Korea

[2] Korea Univ, Dept Elect & Comp Engn, Seoul, South Korea

来源：

2015 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE) | 2015年

关键词：

Propagation delay; layout; inverter; ring oscillator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through various cases of inverter layout, the change in the propagation delay time (tPD) in the ring oscillator that consists of inverters can be analyzed. In this paper, an inverter layout technique for tPD minimization is presented. Through the case-by-case layout, to reduce the tPD, we propose that layout engineers should reduce the input and output node length. The proposed technique post-simulated in a 0.18um CMOS process achieves maximum 7.318% reduced tPD compared to the basic inverter layout.

引用

页数：2

共 50 条

[1] Fast Modeling Technique for Nano Scale CMOS Inverter and Propagation Delay Estimation
Rjoub, Abdoul
Ahmad, Areej
2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
[2] Novel layout technique for on-chip inductance minimization
Dao, V. T. S.
Etoh, T. G.
Tanaka, M.
Akino, T.
MICROELECTRONICS INTERNATIONAL, 2009, 26 (03) : 3 - 8
[3] Propagation Delay and its Robustness Study of Inverter Topologies
Choudhary, Harsh
Kumar, Amresh
Islam, Aminul
2015 4TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2015,
[4] A calibration technique for DVMC with delay time controllable inverter
Cui R.
Namba K.
1600, Information Processing Society of Japan (09): : 30 - 36
[5] Comparative Analysis of Different Optimization Technique: Harmonic Minimization in Multilevel Inverter
Kumar, A.
Dasgupta, A.
Chatterjee, D.
2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
[6] Propagation delay minimization on RLC-based bus with repeater insertion
Tsai, Chia-Chun
Wu, Jan-Ou
Lee, Trong-Yen
Hsiao, Rong-Shue
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1285 - +
[7] Analytical Transient Response and Propagation Delay Model for Nanoscale CMOS Inverter
Wang, Yangang
Zwolinski, Mark
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2998 - 3001
[8] Modelling output waveform and propagation delay of a CMOS inverter in the submicron range
Bisdounis, L
Koufopavlou, O
Nikolaidis, S
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (06): : 402 - 408
[9] RADIATION DEPENDENCE OF INVERTER PROPAGATION DELAY FROM TIMING SAMPLER MEASUREMENTS
BUEHLER, MG
BLAES, BR
LIN, YS
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (06) : 1981 - 1989
[10] Reduction Technique of Differential Propagation Delay with Negative Group Delay Function
Wan, Fayu
Li, Ningdong
Rahajandraibe, Wenceslas
Ravelo, Blaise
2020 14TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP 2020), 2020,

← 1 2 3 4 5 →